
DESCRIPTION

This circuit consists of three cascode stages. The first stage serves as high frequency compensation and termination for the delay line. The second stage will do gain peaking at high frequencies to compensate for the R-C roll-off at the CRT, in addition to low-frequency gain. The last stage has a fixed gain, and has terminals brought out for thermal distortion compensation, and also for external long-tails. The common base devices of the last cascode remain discrete in order to have enough breakdown voltage for a CRT. Bandwidth of the integrated circuit into a low impedance load is 600 MHz.

PROCESS .	•	•	•	•	•	•	•	•	•	٠	•	•	SHF II With Nichrome
POWER SUPPLY	•		•			•	•	•	•	•	•	•	15 Volts
PACKAGE .	a	٠	•	•	ø	6	•	•	٠	٠	•		TO-8 With Stud
DESIGNER .	٠	•	•	٠	•	۰	•		•	٠	•		Jim Cavoretto/Einar Traa
INSTRUMENT U	SAG	iΕ	•	e	•	•	•	•	٠	•	•	•	465G 465H 465K 7704A 335K D7704G 464 D7704H 466



ENGR	Ehan	Trea	10-15-74	PROCESS	IIHE					
DWN BY	Bonc	reme	6-8-14	PACKAGE	WAFER FORM					
CHK BY	XX X	Make	11-1-74	DIE SIZE	50mil x	5m11				
TYPE	MONO	LITHIC		AL OUTPUT	AMPLIFIER	MO89A				
INTEGRATED CIRCUIT ENE/MPG TENTRONIX, INC., BEAVERTON, OREGON, U.S. A										
			PART NO. 203-0089-90							