NEGATIVE-RESISTANCE DEVICES

A number of devices which find extensive application in pulse and switching circuitry are most conveniently characterized in terms of a volt-ampere curve which displays, over a limited range, a negative incremental resistance. In this chapter we describe the physical principles which account for this characteristic in the tunnel diode, the unijunction transistor, the p-n-p-n diode, the silicon controlled switch, and the thyristor. In the following chapter, circuits are constructed with these negative-resistance devices and it is demonstrated that bistable, monostable, and astable operation are possible.

12-1 THE TUNNEL DIODE

A p-n junction diode of the type discussed in Sec. 6-1 has an impurity concentration of about 1 part in 10^8 . With this amount of doping the width of the depletion layer, which constitutes a potential barrier at the junction, is of the order of 5 microns $(5 \times 10^{-4} \text{ cm})$. This potential barrier restrains the flow of carriers from the side of the junction where they constitute majority carriers to the side where they constitute minority carriers. If the concentration of impurity atoms is greatly increased, say to 1 part in 10^3 , then the device characteristics are completely changed. This new diode was announced in 1958 by Esaki, who also gave the correct theoretical explanation for its voltampere characteristic, which is depicted in Fig. 12-1. The width of the junction barrier varies inversely as the square root of impurity concentration and therefore is reduced from 5 microns to about 100^{-6} cm). This thickness is only about one-fiftieth the wavelength of visible light. Classically, a particle must have an energy




Fig. 12-1 Volt-ampere characteristic of a tunnel diode.

at least equal to the height of a potential barrier if it is to move from one side of the barrier to the other. However, for barriers as thin as those estimated above in the Esaki diode, quantum mechanics dictates that there is a large probability that an electron will penetrate through the barrier. The quantum-mechanical behavior is referred to as "tunneling," and hence these high-impurity-density p-n junction devices are called "tunnel diodes." This same tunneling effect is responsible for high-field emission of electrons from a cold metal and for radioactive emissions.

As a consequence of the tunneling effect and the band structure of heavily doped semiconductors the volt-ampere characteristic of Fig. 12-1 is obtained.^{2,8} The device is an excellent conductor in the reverse direction (p side of junction negative with respect to the n side). Also, for small forward voltages (up to 50 mV for Ge) the resistance remains small (of the order of 5 Ω). At the peak current I_P corresponding to the voltage V_P the slope dI/dV of the characteristic is zero. If V is increased beyond V_P , then the current decreases. As a consequence the dynamic conductance g = dI/dV is negative. tunnel diode exhibits a negative-resistance characteristic between the peak current I_P and the minimum value I_V , called the valley current. At the valley voltage V_V at which $I = I_V$ the conductance is again zero, and beyond this point the resistance becomes and remains positive. At the so-called peak forward voltage V_{P} the current again reaches the value I_{P} . For larger voltages the current increases beyond this value. The portion of the characteristic beyond V_V is caused by the injection current in an ordinary p-n junction diode. The remainder of the characteristic is a result of the tunneling phenomenon in the highly doped diode.

For currents whose values are between I_V and I_P the curve is triple-valued, because each current can be obtained at three different applied voltages. It is this multivalued feature which makes the tunnel diode useful in pulse and




Fig. 12-2 (a) Symbol for a tunnel diode (Ref. 4); (b) small-signal model in the negative-resistance region.

digital circuitry (Chap. 13). Note that whereas the characteristic in Fig. 12-1 is a multivalued function of current, it is a single-valued function of voltage. Each value of V corresponds to one and only one current. Hence, the tunnel diode is said to be voltage-controllable. The vacuum-tube tetrode is another negative-resistance device belonging to the voltage-controllable class. On the other hand, there also exist negative-resistance devices whose characteristics are multivalued functions of voltage but are single-valued with respect to current. These current-controllable devices (for example, the unijunction transistor, the p-n-p-n diode, etc.) are discussed later in this chapter.

The standard circuit symbol⁴ for a tunnel diode is given in Fig. 12-2a. The small-signal model for operation in the negative-resistance region is indicated in Fig. 12-2b. The negative resistance $-R_n$ has a minimum at the point of inflection between I_P and I_V . The series resistance R_s is ohmic resistance. The series inductance L_s depends upon the lead length and the geometry of the diode package. The junction capacitance C depends upon the bias and is usually measured at the valley point. Typical values for these parameters for a tunnel diode of peak current value $I_P = 10$ mA are $-R_n = -30 \,\Omega$, $R_s = 1 \,\Omega$, $L_s = 5 \,\mathrm{nH}$, and $C = 20 \,\mathrm{pF}$.

Our principal interest in the tunnel diode is its application as a very high speed switch. Since tunneling takes place at the speed of light, the transient response is limited only by total shunt capacitance (junction plus stray wiring capacitance) and peak driving current. Switching times of the order of a nanosecond are reasonable, and times as low as 50 psec have been obtained.

The most common commercially available tunnel diodes are made from germanium or gallium arsenide. It is difficult to manufacture a silicon tunnel diode with a high ratio of peak-to-valley current I_P/I_V . Table 12-1 summarizes the important static characteristics of these devices. The voltage values in this table are determined principally by the particular semiconductor used

TABLE 12-1 Typical tunnel-diode parameters

	Ge	GaAs	Si
I_P/I_V	8	15	3.5
V_{P}, V V_{V}, V	0.055 0.35	0.15 0.50	0.065 0.42
V_F , V	0.50	1.10	0.70

and are almost independent of the current rating. Note that gallium arsenide has the highest ratio I_P/I_V and the largest voltage swing $V_F-V_P\approx 1.0~{\rm V}$ as against 0.45 V for germanium.

The peak current I_P is determined by the impurity concentration (the resistivity) and the junction area. A spread of 20 percent in the value of I_P for a given tunnel-diode type is normal, but tighter-tolerance diodes are also available. For computer applications, devices with I_P in the range of 1 to 100 mA are most common. However, it is possible to obtain diodes whose I_P is as small as 100 μ A or as large as 100 A.

The peak point (V_P, I_P) , which is in the tunneling region, is not a very sensitive function of temperature. Commercial diodes are available³ for which I_P and V_P vary by only about 10 percent over the range -50 to +150°C. The temperature coefficient of I_P may be positive or negative, depending upon the impurity concentration and the operating temperature, but the temperature coefficient of V_P is always negative. The valley point V_V , which is affected by injection current, is quite temperature-sensitive. value of I_V increases rapidly with temperature and at 150°C may be two or three times its value at -50°C. The voltages V_V and V_F have negative temperature coefficients of about 1.0 mV/°C, a value only about half that found for the shift in voltage with temperature of a p-n junction diode or These values apply equally well to Ge or GaAs diodes. Gallium arsenide devices show a marked reduction of the peak current if operated at high current levels in the forward injection region. However, it is found empirically that negligible degradation results if, at room temperature, the average operating current I is kept small enough to satisfy the condition $I/C \le 0.5$ mA/pF, where C is the junction capacitance. Tunnel diodes are found to be several orders of magnitude less sensitive to nuclear radiation than are transistors.

The advantages of the tunnel diode are low cost, low noise, simplicity, high speed, environmental immunity, and low power. The disadvantages of the diode are its low output-voltage swing and the fact that it is a two-terminal device. Because of the latter feature, there is no isolation between input and output, and this leads to serious circuit-design difficulties. Hence, a transistor (an essentially unilateral device) is usually preferred for frequencies below about 1 GHz (a kilomegacycle per second) or for switching times longer than several nanoseconds. The tunnel diode and transistor may be combined advantageously, as indicated in Sec. 13-11.

12-2 THE BACKWARD DIODE

A tunnel diode designed to have a small peak current (I_P) of the order of $I_V)$ may be used to advantage, in the reverse direction, for purposes for which the conventional diode is employed in the forward direction. The volt-ampere characteristic of such a "tunnel rectifier" is shown in Fig. 12-3. Because

this device is a better conductor in the reverse than in the forward direction it is also called a "backward diode" or simply a "back diode." In the neighborhood of zero voltage, in response to either a forward-biasing or reverse-biasing voltage, the tunnel diode responds with a current which is large in comparison to the corresponding current in a conventional diode. These large currents are a result of the tunneling effect. In the back diode, the current due to tunneling is large only in the reverse direction. For this reason the back diode is also called the "unitunnel diode."

The high-conduction portion of the volt-ampere characteristic of Fig. 12-3 is in the third quadrant. Since this portion of the characteristic corresponds to the region of forward conduction in a conventional diode, it is customary to plot the back diode with the voltage and current scales both reversed. In the back diode, the "forward direction" of applied voltage is actually the direction where the p side of the diode is negative with respect to the n side. The appearance of the characteristics as normally supplied by manufacturers may be seen by turning the page upside down.

The merits of the back diode are made clear in Fig. 12-4, where the "forward" characteristics at various temperatures of a typical silicon back diode are compared with the forward characteristics of a conventional diode. We note that the temperature sensitivity of the back diode is appreciably less than the sensitivity of the conventional diode. The back diode has a sensitivity of about -0.1 mV/°C (both silicon and germanium), compared, as we have seen, with about -2 mV/°C for the conventional diode. We observe further that while the conventional silicon diode has a break point, at room temperature, between 0.6 and 0.7 V, the back diode has a break point at 0 V. The back diode is therefore very useful when the rectifying action of a diode is required in connection with small-amplitude waveforms. Suppose, by way





Fig. 12-3 A typical germanium backwarddiode characteristic.

Fig. 12-4 The characteristics of a typical silicon back diode at various temperatures compared with the corresponding characteristics of a conventional silicon diode. (Courtesy of Hoffman Semiconductor.)



of example, that a sinusoidal signal is applied to a rectifying circuit which consists of a diode and resistor in series. If the signal has an amplitude of, say, 200 mV, and the diode is a conventional device (silicon or germanium), the diode will hardly conduct at any point in the cycle and the efficiency of rectification will be very poor. With a back diode the efficiency will be greatly improved.

12-3 THE UNIJUNCTION TRANSISTOR⁵

The construction of this device is indicated in Fig. 12-5a. A bar of high-resistivity n-type silicon of typical dimensions $8 \times 10 \times 35$ mils, called the base B, has attached to it at opposite ends two ohmic contacts B1 and B2. A 3-mil aluminum wire, called the *emitter* E, is alloyed to the base to form a p-n rectifying junction. This device was originally described in the literature as the double-base diode but is now commercially available under the designation




Fig. 12-5 Unijunction transistor. (a) Constructional details; (b) circuit symbol (Ref. 4).

unijunction transistor (UJT). The standard symbol for this device is shown in Fig. 12-5b. Note that the emitter arrow is inclined and points toward B1, whereas the ohmic contacts B1 and B2 are brought out at right angles to the line which represents the base.

As usually employed, a fixed interbase potential V_{BB} is applied between B1 and B2. The most important characteristic of the UJT is that of the input diode between E and B1. If B2 is open-circuited so that $I_{B2}=0$, then the input volt-ampere relationship is that of the usual p-n junction diode as given in Eq. (6-1). In Fig. 12-6 the input current-voltage characteristics are plotted for $I_{B2}=0$ and also for a fixed value of interbase voltage V_{BB} . The latter curve is seen to have the current-controlled negative-resistance characteristic which is single-valued in current but may be multivalued in voltage. A qualitative explanation of the physical origin of the negative resistance will now be given.

If $I_E = 0$ then the silicon bar may be considered as an ohmic resistance R_{BB} between base leads. Usually R_{BB} lies in the range between 5 and 10 K. Between B1 (or B2) and the n side of the emitter junction the resistance is R_{B1} (or R_{B2} , respectively), so that $R_{BB} = R_{B1} + R_{B2}$. Under this condition of zero or very small emitter current the voltage on the n side of the emitter junction is ηV_{BB} , where $\eta = R_{B1}/R_{BB}$ is called the *intrinsic stand-off ratio*. This parameter is specified by the manufacturer and usually lies between 0.5 and 0.75. If V_E is less than ηV_{BB} , then the p-n junction is reverse-biased and the input current I_E is negative. As indicated in Fig. 12-6, the maximum value of this negative current is the reverse saturation current I_{EO} , which is of the order of only 10 μ A even at 150°C. If V_{EE} is increased beyond ηV_{BB} the input diode becomes forward-biased and I_E goes positive. However, as already noted in connection with Fig. 12-6, the current remains quite small until the forward bias equals the cutin voltage V_{γ} ($\approx 0.6 \text{ V}$), and then increases very rapidly with small increases in voltage. We must now take account of the conductivity modulation of the base region due to I_{κ} .

The emitter current increases the charge concentration between E and B1 because holes are injected into the n-type silicon. Since conductivity




Fig. 12-6 Idealized input characteristic of a unijunction transistor. (Courtesy of General Electric Company.)

is proportional to charge density, the resistance R_{B1} decreases with increasing emitter current. Hence, for voltages above the threshold value V_{γ} , as I_E is increased (by either increasing V_{EE} or decreasing R_E in Fig. 12-5b) the voltage V_E between E and B1 decreases because of the decrease in the value of the resistance R_{B1} . Since the current is increasing while the voltage is decreasing, then this device possesses a negative resistance.

After the emitter current has become very large compared with I_{B2} , then we may neglect I_{B2} . Hence, for very large I_B the input characteristic asymptotically approaches the curve for $I_{B2}=0$. As indicated in Fig. 12-6, this behavior results in a minimum or valley point where the resistance changes from negative to positive. For currents in excess of the valley current I_V the resistance remains positive. This portion of the curve is called the saturation region. The voltage at $I_E=50$ mA is arbitrarily called the saturation voltage $V_B(\text{sat})$ and is of the order of 3 V.

At the maximum voltage or peak point V_P the current is very small $(I_P \approx 25~\mu\text{A})$, and hence the region to the left of the peak point is called the cutoff region. For many applications the most important parameter is the peak voltage V_P , which, as explained above, is given by

$$V_P = \eta V_{BB} + V_{\gamma} \tag{12-1}$$

In Sec. 6-1 we noted that $V_{\gamma} \approx 0.6$ and decreases about 2 mV/°C. (Both of these facts are approximated by replacing V_{γ} by 200/T, where T is the junction temperature in degrees Kelvin.) Since the temperature coefficient of R_{B1} is the same as that of R_{B2} , then $\eta = R_{B1}/(R_{B1} + R_{B2})$ should be independent of temperature. Experimentally it is found that the temperature coefficient of η is less than 0.01 percent/°C and may be either positive or negative. To illustrate that V_P is quite insensitive to temperature, assume $\eta = 0.5$, $V_{BB} = 20$ V, and a temperature change from 25 to 125°C. At 25°C, $V_P = 10.6$ V. At 125°C the change due to V_{γ} is 0.2 V and due to η is a maximum of 0.2 V. Hence V_P will decrease no more than 4 percent over the 100°C increase in temperature. The peak voltage can be made even much less sensitive to temperature by adding a small resistance R_2 in series with the B2 lead (Prob. 12-12).

The peak current I_P varies inversely with the interbase voltage V_{BB} and decreases with increasing temperature. Typically, a peak current of 10 μ A at 25°C will reduce to about 6 μ A at 125°C and increase to 12 μ A at -55°C.

A family of input characteristics for commercially available UJTs is indicated in Fig. 12-7a. Note that the peak voltage increases linearly with V_{BB} , and observe also that the valley is very broad. Hence it is difficult to give the exact value of the valley current I_V , but the valley voltage V_V can be determined fairly accurately. The valley current has about the same temperature coefficient as the peak current.

A family of output characteristics are given in Fig. 12-7b. The straight line for $I_B = 0$ indicates that with the emitter open-circuited the *n*-type silicon bar is essentially ohmic. The reciprocal slope of this line gives R_{BB} .




Fig. 12-7 Unijunction characteristics for types 2N489 through 2N494. (a) Input; (b) output. (Courtesy of General Electric Company.)

For $I_E = 50$ mA the drop across R_{B1} is 3 V even if $I_{B2} = 0$. As I_{B2} is increased, R_{B1} decreases, and the decreased drop across R_{B1} offsets the increase in voltage across R_{B2} . Hence the voltage V_{BB} remains almost constant for small values of I_{B2} (up to about 10 mA) and then rises with B2 current.

We shall find when we discuss applications of the unijunction transistor that the input characteristics in Fig. 12-7a are much more important than the output curves of Fig. 12-7b. The most useful features of the UJT are its stable firing voltage V_P which depends linearly on V_{BB} , the low (microampere) firing current I_P , the stable negative-resistance characteristic, and the high pulse-current capability.

12-4 THE FOUR-LAYER DIODE®

Another device which exhibits a negative resistance and which finds extensive applications in switching circuits is represented in Fig. 12-8, together with its circuit symbol. The device consists of four layers of silicon doped alternately





Fig. 12-8 (a) A four-layer p-n-p-n diode; (b) standard circuit symbol (Ref. 4); (c) alternative symbol (not recommended).

Fig. 12-9 (a) The *p-n-p-n* diode is redrawn to make it appear as two interconnected "transistors." (b) The two interconnected transistors are supplied current from a source through a resistor.



with p- and n-type impurities. Because of this structure it is called a p-n-p-n (often pronounced "pinpin") diode or switch. The terminal P region is the anode, or p emitter, and the terminal N region is the cathode, or n emitter. When an external voltage is applied to make the anode positive with respect to the cathode, junctions J_1 and J_3 are forward-biased and the center junction J_2 is reverse-biased. The externally impressed voltage appears principally across the reverse-biased junction, and the current which flows through the device is small. As the impressed voltage is increased, the current increases slowly until a voltage called the firing or breakover voltage V_{BO} is reached where the current increases abruptly and the voltage across the device decreases sharply. At this breakover point the p-n-p-n diode switches from its off (also called blocking) state to its on state.

In Fig. 12-9a, the p-n-p-n switch has been split into two parts which have been displaced mechanically from one another but left electrically connected. This splitting is intended to illustrate that the device may be viewed as two transistors back to back. One transistor is a p-n-p type, whereas the second is an n-p-n type. The N region that is the base of one transistor is the collector of the other, and similarly for the adjoining P region. The junction J_2 is a common collector junction for both transistors. In Fig. 12-9b the arrangement in Fig. 12-9a has been redrawn using transistor-circuit symbols, and a voltage source has been impressed through a resistor across the switch, giving rise to a current I. Collector currents I_{C1} and I_{C2} for transistors Q1 and Q2 are indicated. In the active region the collector current is given by Eq. (6-13),

$$I_C = -\alpha I_B + I_{CO} \tag{12-2}$$

with I_B the emitter current, I_{CO} the reverse saturation current, and α the short-circuit common-base forward current gain. We may apply Eq. (12-2), in turn, to Q1 and Q2. Since $I_{B1} = +I$ and $I_{B2} = -I$, we obtain

$$I_{C1} = -\alpha_1 I + I_{C01} \tag{12-3}$$

$$I_{C2} = \alpha_2 I + I_{CO2} \tag{12-4}$$

For the p-n-p transistor I_{CO1} is negative, whereas for the n-p-n device I_{CO2} is positive. Hence, we write $I_{CO2} = -I_{CO1} \equiv I_{CO}/2$. Setting equal to zero the sum of the currents into transistor Q1 we have

$$I + I_{C1} - I_{C2} = 0 ag{12-5}$$

Combining Eqs. (12-3) through (12-5) we find

$$I = \frac{I_{CO2} - I_{CO1}}{1 - \alpha_1 - \alpha_2} = \frac{I_{CO}}{1 - \alpha_1 - \alpha_2}$$
(12-6)

We observe that as the sum $\alpha_1 + \alpha_2$ approaches unity Eq. (12-6) indicates that the current I increases without limit; that is, the device breaks over. Such a development is not unexpected in view of the regenerative manner in which the two transistors are interconnected. The collector current of Q1 is furnished as the base current of Q2, and vice versa. When the p-n-p-n switch is operating in such a manner that the sum $\alpha_1 + \alpha_2$ is less than unity, the switch is in its off state and the current I is small. When the condition $\alpha_1 + \alpha_2 = 1$ is attained, the switch transfers to its on state. The voltage across the switch drops to a low value and the current becomes large, being limited by the external resistance in series with the switch.

The reason why the device can exist in either of two states is that at very low currents α_1 and α_2 may be small enough so that $\alpha_1 + \alpha_2 < 1$, whereas at larger currents the α 's increase, thereby making it possible to attain the condition $\alpha_1 + \alpha_2 = 1$. Thus, as the voltage across the switch is increased from zero, the current starts at a very small value and then increases because of avalanche multiplication (not avalanche breakdown) at the reverse-biased junction. This increase in current increases α_1 and α_2 . When the sum of the small-signal avalanche-enhanced alphas equals unity, $\alpha_1 + \alpha_2 = 1$, breakover occurs. At this point, the current is large, and α_1 and α_2 might be expected individually to attain values in the neighborhood of unity. If such were the case, then Eq. (12-6) indicates that the current might be expected to reverse. What provides stability to the on state of the switch is that in the on state the center junction becomes forward-biased. Now all the transistors are in saturation and the current gain α is again small. Thus, stability is attained by virtue of the fact that the transistors enter saturation to the extent necessary to maintain the condition $\alpha_1 + \alpha_2 = 1$.

In the on state all junctions are forward-biased, and so the total voltage across the device is equal very nearly to the algebraic sum of these three saturation junction voltages. The voltage drop across the center junction

 J_2 is in a direction opposite to the voltages across the junctions J_1 and J_3 . This feature serves additionally to keep quite low (of the order of 0.7 V) the total voltage drop across the switch in the on state.

The operation of the p-n-p-n switch depends, as we have seen, on the fact that at low currents, the current gain α may be less than one-half, a condition which is necessary if the sum of two α 's is to be less than unity. This characteristic of α is not encountered in germanium but is distinctive of silicon, where it results from the fact that at low currents an appreciable part of the current which crosses the emitter junction is caused by recombination of holes and electrons in the transition region rather than the injection of minority carriers across the junction from emitter to base. In germanium it is not practicable to establish $\alpha_1 + \alpha_2 < 1$. Therefore germanium structures incline to settle immediately in the on state and have no stable off state. Accordingly, germanium p-n-p-n switches are not available. We shall see in the discussion below that the p-n-p-n structure and mechanism are basic to a large number of other switching devices and in all but one (Sec. 12-9) the material employed is silicon. Thus we shall encounter silicon controlled rectifiers (SCR) but no germanium controlled rectifiers, etc.

12-5 p-n-p-n CHARACTERISTICS

The volt-ampere characteristic of a p-n-p-n diode, not drawn to scale, is shown in Fig. 12-10. When the voltage is applied in the reverse direction, the two outer junctions of the switch are reverse-biased. At an adequately large voltage, breakdown will occur at these junctions, as indicated, at the "reverse avalanche" voltage V_{RA} . However, no special interest is attached to operation in this reverse direction.

When a forward voltage is applied, only a small forward current will flow until the voltage attains the breakover voltage V_{BO} . The corresponding current is I_{BO} . If the voltage V which is applied through a resistor as in Fig. 12-9b is increased beyond V_{BO} , the diode will switch from its off (blocked) state to its on (saturation) state and will operate in the saturation region. The device is then said to latch. If the voltage is now reduced, the switch will remain on until the current has decreased to I_H . This current and the corresponding voltage V_H are called the holding or latching current and voltage, respectively. The current I_H is the minimum current required to hold the switch in its on state.

There are available p-n-p-n switches with voltages V_{BO} in the range from tens of volts to some hundreds of volts. The current I_{BO} is of the order, at most, of some hundreds of microamperes. In this off range up to breakover, the resistance of the switch is the range from some megohms to several hundred megohms.

The holding current varies, depending on the type, in the range from several milliamperes to several hundred milliamperes. The helding voltage is

found to range from about 0.5 V to about 20 V. The incremental resistance R_H in the saturation state is rarely in excess of 10 Ω and decreases with increasing current. At currents of the order of amperes (which can be sustained briefly under pulsed operation), the incremental resistance may drop to as low as some tenths of an ohm.

The switching parameters of the four-layer diode are somewhat temperature-dependent. A decrease in temperature from room temperature to -60° C has negligible effect on V_{BO} , but a temperature increase to $+100^{\circ}$ C will decrease V_{BO} by about 10 percent. I_H decreases substantially with increase in temperature and increases to a lesser extent with decrease in temperature.

Rate Effect We can see that the breakover voltage of a p-n-p-n switch depends on the rate⁸ at which the applied voltage rises. In Fig. 12-11 we have represented the switch in the off state as a series combination of three diodes, two forward-biased and the center one reverse-biased. Across this latter diode we have placed a capacitance which represents the transition capacitance across this reverse-biased junction. When the applied voltage v increases slowly enough so that the current through C may be neglected, we must wait until the avalanche-increased current through D2 (which is also the current through D1 and D3) increases to the point where the current gains satisfy the condition $\alpha_1 + \alpha_2 = 1$. When, however, v changes rapidly, so that the capacitor voltage changes at the rate dv_C/dt , a current $C dv_C/dt$ passes





Fig. 12-10 Volt-ampere characteristic of the p-n-p-n diode.

Fig. 12-11 p-n-p-n diode in OFF state to illustrate the origin of the rate effect.



through C and adds to the current in D1 and D3. The current through D2 need not be as large as before to attain breakover, and switching takes place at a lower voltage. The capacitance at the reverse-biased junction may lie in the range of some tens of picofarads to over 100 pF, and the reduction in switching voltage may well make itself felt for voltage rates of change $dv_{\rm c}/dt$ of the order of tens of volts per microsecond.

The discussion above suggests that V_{BO} would continue to become smaller as dv_C/dt increases. Actually, as the rate dv_c/dt increases and becomes very rapid the reduction of switching voltage may become much less pronounced. The reason for this apparently anomalous situation is that, before switching takes place, not only must the switch current reach a certain level but also a time interval is required for the redistribution of base charge in the two "transistors" to allow the end junctions to function as emitting junctions of a transistor. If the applied voltage rises rapidly enough it may well have reached the d-c breakover voltage before this redistribution of base charges has been completed. This matter of stored base charge is considered in detail in Chap. 20, where there is also a discussion of matters relating to the speed with which a transistor can be turned on and off. For the present we simply note that for typical p-n-p-n switches the time required to complete the transition from off to on is about 0.1 µsec, and the time to complete the reverse transition is about 0.2 µsec.

12-6 THE SILICON CONTROLLED SWITCH9,10

The structure of the silicon controlled switch (SCS) consists of four alternate p- and n-type layers, as in the four-layer diode. In the SCS (also called a p-n-p-n transistor or n-p-n-p switch) connections are made available to the inner layers, which are not accessible in the diode. The circuit symbols for the SCS are shown in Fig. 12-12. The terminal connected to the P region nearest the cathode is called the cathode gate, or p base, and the terminal connected to the N region nearest the anode is called the anode gate, or n base. In very many switch types both gates are not brought out. Where only one gate terminal is available it is ordinarily the cathode gate. These three-terminal devices are available under a variety of commercial names (Sec. 12-8).

The usefulness of the gate terminals rests on the fact that currents introduced into one or both gate terminals may be used to control the anode-to-cathode breakover voltage. Such behavior is to be expected on the basis




Fig. 12-12 (a) Circuit symbol used by most manufacturers for the SCS; (b) alternative symbol (Ref. 4).

of the earlier discussion of the condition $\alpha_1 + \alpha_2 = 1$ which establishes the firing point. If the current through one or both outer junctions is increased as a result of currents introduced at the gate terminals, then α increases and the breakover voltage will be decreased. In Fig. 12-13 the volt-ampere characteristic of an SCS is shown for various cathode-gate currents. We observe that the firing voltage is a function of the gate current, decreasing with increasing gate current and increasing when the gate current is negative and consequently in a direction to reverse-bias the cathode junction. The current after breakdown may well be larger by a factor of a thousand than the current before breakdown. When the gate current is very large, breakover may occur at so low a voltage that the characteristic has the appearance of a simple p-n diode.

The breakover voltage may be increased by applying reverse voltage to the cathode junction or equivalently by injecting a reverse current into the gate terminal. So long as firing is determined by the condition $\alpha_1 + \alpha_2 = 1$




Fig. 12-13 Volt-ampere characteristics of a threeterminal SCS illustrating that the forward breakover voltage is a function of the cathode-gate current. (Not drawn to scale.)




Fig. 12-14 Typical variation of breakover voltage V_{B0} in an SCS as a function of cathode-gate bias V_{G} , gate current I_{G} , and gate resistance R_{G} .

the breakover voltage V_{BO} will be increased. Eventually, however, a point is reached where firing is the result of an avalanche breakdown of the center junction. In this case there is no additional increase in V_{BO} even if the cathode junction is further reverse-biased. The form of the variation of breakover voltage for a typical SCS is sketched in Fig. 12-14 for three separate circumstances of bias provided by a voltage source V_G , a current source I_G , or a resistor R_G connected from the cathode gate to the cathode. Note that very large values of R_G are equivalent to $I_G = 0$, and very small values of R_G to $V_G = 0$. These curves are temperature-dependent, the breakover voltage at fixed I_G decreasing with an increase in temperature.

From Fig. 12-14 we see that in the forward-bias region V_{BO} changes very rapidly with V_G or I_G . Hence we may expect great variability in the firing voltage from unit to unit. For this reason the manufacturer does not supply curves of the sort indicated in Fig. 12-14. Instead he provides information concerning the forward voltage or current (as a function of temperature), which, even at an anode-to-cathode voltage of only a few volts, is "guaranteed to cause triggering in all units." For the SCS depicted in Fig. 12-14 this maximum gate firing signal is 30 μ A or 0.6 V d-c or a pulse of this magnitude (with a minimum pulse width, as discussed in the following section).

Three commonly employed methods of providing bias to a silicon controlled switch are shown in Fig. 12-15. In Fig. 12-15a a resistor R_G is connected from gate to cathode. In Fig. 12-15b the resistor is returned to a negative supply voltage to raise the firing voltage. The diode is employed to limit the possible back-biasing voltage across the cathode junction. This precaution is necessary since the maximum allowable reverse voltage at the




Fig. 12-15 Biasing methods for the SCS. The switch is fired by applying a signal (either d-c or pulse) to gate input terminal G.

n-emitter junction is often not more than a few volts. In Fig. 12-15c the voltage drop across the forward-biased diode provides negative bias for the switch. The positive supply serves to provide current to keep the diode forward-biased.

Suppose that a supply voltage is applied through a load resistor between anode and cathode of a silicon controlled switch. Consider that the bias is such that the applied voltage is less than breakover voltage. Then the switch will remain off and may be turned on by the application to the gate of a triggering current or voltage adequate to lower the breakover voltage to less than the applied voltage. The switch having been turned on, it latches, and it is found to be impractical to stop the conduction by reverse-biasing the gate. For example, it may well be that the reverse gate current for turn-off is nearly equal to the anode current. Ordinarily the most effective and commonly employed method for turn-off is, temporarily at least, to reduce the anode voltage below the holding voltage V_H or equivalently to reduce the anode current below the holding current I_H . The gate will then again assume control of the breakover voltage of the switch.

12-7 SCS CHARACTERISTICS

Silicon controlled switches are ordinarily available in types that allow continuous anode currents up to about 1.0 A and maximum breakover voltages in the range from about 30 to 200 V.

The anode current which flows when reverse voltage is applied between anode and cathode is small, being of the order of several thousandths of a microampere in a unit with low leakage to about 1 μ A in other units. The magnitude of this current is quite comparable to the current which flows when the anode-cathode voltage is in the forward direction but the switch is in an off state. Both these currents, forward and reverse, increase with temperature in a manner similar to the reverse saturation current in a transistor.

The ratio of the continuous allowable anode current to the forward gate current required to turn the switch on even at low anode-to-cathode voltage is rarely less than several hundred, and in specially sensitive switches may attain values approaching 50,000. Thus, triggering currents of tens of microamperes may be enough to turn on a switch which will then carry continuously hundreds of milliamperes. The impedance seen looking into the cathode-gate terminals is that of a forward-biased silicon diode. As we observe from Fig. 6-2, no appreciable diode current flows in a silicon diode except for voltages in excess of about 0.6 V. Accordingly, we find that required triggering voltages are usually of the order of 0.6 V. The firing current and voltage required decrease with increasing temperature.

The holding voltage at room temperature is approximately 1.0 V and the holding current lies in the range from less than a milliampere to several tens of milliamperes depending on the size of the unit. Both the holding voltage and holding current decrease with temperature. The incremental resistance between anode and cathode on the on state is usually less than 1 Ω and may be as low as several tenths of an ohm. The holding current is affected by the gate bias. Increasing this bias increases the holding current because the more negative bias diverts out of the gate terminal some of the internal feedback current that the switch requires to maintain itself in the on state.

Rate Effect Silicon controlled switches suffer from the same rate effect as do four-layer diodes (page 464). The inclination of a switch to fire prematurely because of the rate effect may be suppressed by operating the switch with a larger reverse bias on the gate and by reducing the resistance between gate and cathode. Both these measures, of course, reduce the sensitivity of the switch to an externally impressed triggering signal. An additional effective method is to bypass the gate to the cathode through a small capacitance. This component will shunt current past the cathode-gate junction in the presence of a rapidly varying applied voltage, but will have no effect on the d-c operation of the switch.

When both gate terminals G_A and G_C are externally available, the circuit¹¹ of Fig. 12-16 may be employed to suppress the rate effect entirely. In this circuit, the anode gate has been returned to the supply voltage through a resistor R_{GA} . The switch S is not essential to the circuit and has been included only to facilitate the discussion to follow.

Assume initially that switch S is open and that the SCS is off. The resistance R_{GA} is large enough not to affect materially the voltages on the various layers of the silicon switch. The capacitor C represents the capacitance across the center junction of the switch when this junction is reverse-biased. When a triggering signal is applied at the cathode gate G_C , the voltage at the anode A drops, as does also the voltage at the anode gate G_A . The SCS may now be reset to the off state by closing switch S, since, with S closed, the anode voltage and current are reduced below the holding values. As long as switch S is closed the anode must remain at ground voltage even though the




Fig. 12-16 A silicon-controlled-switch circuit which eliminates the rate effect.

SCS is off. The anode gate, however, is not so restrained and will begin to rise toward V_{AA} with a time constant nominally equal to $R_{GA}C$ (for $R_G \ll R_{GA}$). The rising anode-gate voltage will charge the capacitor C. It will also reverse-bias the anode-to-anode-gate junction because A is at ground potential and G_A is rising toward V_{AA} .

If the switch S is now opened, the anode voltage will rise abruptly, being limited in its speed dv/dt only by whatever incidental capacitance may be present at the anode. If it were not for the fact that the anode gate G_A is already at the supply voltage, this rapid rise in anode voltage might cause a premature firing. As noted in Sec. 12-5, premature firing results from the current which passes through the two forward-biased junctions and the capacitance C of the reverse-biased junction. In the present case, however, this rapid rise in voltage is transmitted through a reverse-biased rather than a forward-biased anode junction. Consequently a smaller cathode junction current flows. Furthermore, so long as the anode junction is reverse-biased the negative-resistance p-n-p-n characteristic which is responsible for the switching cannot develop since forward-biased anode and cathode junctions are required. The net result is that, provided enough time is allowed after the closing of switch S for the anode-gate voltage to rise, the switch is entirely free of rate effect at the anode. In a typical case $R_{GA} \approx 100 \text{ K}$ and $C \approx 5 \text{ pF}$, so that the time constant is $R_{GA}C = 0.5 \mu \text{sec.}$

The connection of R_{GA} to the supply V_{AA} , as in Fig. 12-16, will suppress the rate effect against a rapid rise in anode voltage such as would result from the opening of switch S. However, with switch S open the rate effect might again make itself felt if a positive transient appears at the anode supply voltage. In this case the capacitor C would restrain the anode gate from rising as rapidly as the anode, and the anode junction would not be reverse-biased. This situation may be corrected by simply returning the resistor R_{GA} to a supply voltage higher than the anode supply.

Gate on and off Times The process by which the SCS changes state occupies a finite time interval. When a triggering signal is applied to a gate to turn a switch on, a time interval, the *turn-on* time, elapses before the transition is completed. This turn-on time decreases with increasing

amplitude of trigger signal, increases with temperature, and increases also with increasing anode current. If the triggering signal is a pulse, then, to be effective, not only must the pulse amplitude be adequate but the pulse duration must be at least as long as a critical value called gate time to hold. Otherwise, at the termination of the gating pulse the SCS will fall back to its original state. A similar situation applies in driving the switch off by dropping the anode voltage. At a minimum, the anode voltage must drop below the holding voltage. If, however, the anode voltage is driven in the reverse direction the turn-off time may thereby be reduced. The turn-off time increases with temperature and with increasing magnitude of anode current. Further, the anode voltage must be kept below the maintaining voltage for an interval at least as long as a critical value called the gate recovery time if the transition is to persist after the anode voltage rises.

In fast units, all of the time intervals are in the range of tenths of microseconds, whereas in slower units these times may be as long as several microseconds. In general, the time required to turn a switch off is longer than the time required to turn it on. The time intervals involved are required to allow for the establishment and dissipation of stored charge in the base regions, very much as in the case of the transistor. The matter of charge storage in transistors is discussed in detail in Chap. 20.

12-8 ADDITIONAL FOUR-LAYER DEVICES¹²

The Binistor, Trigistor, and Transwitch (commercial names) are p-n-p-n silicon devices which are in almost every respect identical to the SCS described above. They differ only in that, by design, they are more readily turned off by a negative triggering signal at the gate terminal. Their sensitivity to a turn-off trigger is an order of magnitude or so smaller than to a turn-on signal. Voltage ratings, temperature dependence, and switching-speed characteristics are not unlike those described for the SCS. Bistable operation of these switches results when the gate is driven by a train of alternate positive and negative pulses. When the speed attainable with these devices is adequate, they offer the great convenience of providing a bistable circuit which involves only a single active device, a minimum of components, and the feasibility of triggering to either state at one triggering input terminal.

The silicon controlled rectifier (SCR)¹⁰ is a three-terminal silicon controlled switch with the principal difference that the rectifier is mechanically larger and designed to operate at higher currents and voltages. Currents in excess of 100 A and operating voltages approaching 1,000 V are possible. The rectifiers are used to control large amounts of power, whereas the switches are intended for low-level logic and switching applications. The switches are characterized not only by smaller voltage and current ratings but also by comparatively low leakage and holding currents. In addition, the switches are designed to require smaller triggering signals and have triggering characteristics which are more uniform from sample to sample of a given type.

12-9 THE THYRISTOR13

This germanium three-layer device is similar in construction to a mesa diffusedjunction p-n-p transistor. The essential difference between a transistor and a
thyristor is in the nature of the collector contact. In the thyristor the contact
consists of a nickel tab soldered at high temperature to the germanium of the
collector with an alloy of lead, tin, and indium. At low currents this combination behaves as an ohmic contact which serves simply to collect the holes that
have diffused across the base and entered the collector region. The special
nature of this contact is that at high currents it acts to inject electrons into the
collector. Thus, at high currents the collector tab behaves like an n-typelayer, making the transistor, in effect, a four-layer device. Typical collector
characteristics for a thyristor are shown in Fig. 12-17. The dashed portions
represent regions of negative resistance. Observe that the curves for low
currents are those of a conventional p-n-p transistor, whereas for higher
currents the characteristics are generally similar to the silicon controlled
switch.

It turns out to be feasible to turn the thyristor off as well as on by the application of a triggering signal at the base. The thyristor is like the SCS in that a larger triggering signal (by a factor of about 10) is required to turn it off than to turn it on. The thyristor has the advantage of being faster. Turn-on times of 25 nsec and turn-off times of 100 nsec are not uncommon. Since the device material is germanium instead of silicon, the holding collector-to-emitter voltage (≈ 0.3 V) is smaller than in an SCS.

The name thyristor is intended to indicate a transistor replacement for the thyratron (the gas-filled hot-cathode triode). All the switches discussed above, however, are analogous to the thyratron and are replacing it in most applications. These semiconductor devices have the advantages of smaller triggering requirements, microsecond switching, no heater power,




Fig. 12-17 Typical voltampere characteristics of a 2N1214 thyristor for various values of base current. (Courtesy of Radio Corporation of America.)

no vacuum seal, and smaller size. In addition, unlike the thyratron, some of the switches may be turned off with a gate signal. In terms of the concepts introduced in this chapter a thyratron may be described as a device possessing a current-controlled negative-resistance characteristic which latches upon the application of a positive pulse of voltage on its grid, but which can be turned off only by reducing its anode current below the value required to maintain the ionization.

12-10 AVALANCHE-MODE OPERATION OF TRANSISTORS¹⁴

We observe in Figs. 6-18 and 6-20 that when the collector-to-emitter voltage of a transistor is raised to the level where avalanche breakdown occurs, the volt-ampere characteristic of the transistor exhibits a current-controlled negative-resistance characteristic. The similarity between Fig. 6-18 and Fig. 12-13 for the silicon controlled switch is readily apparent. Thus a transistor may be induced to make an abrupt switching transition from an off state to an on state much in the manner of any of the other current-controlled devices we have considered in this chapter. There are two important differences between an avalanche-mode-operated transistor and the other switches. difference concerns the switching time. The off to on switching time of the other switches is in the range of about 0.1 µsec (100 nsec), whereas the switching time for an avalanche transistor may be of the order of a few nanoseconds. The only competitors for speed with an avalanche transistor are the tunnel diode and snap-off diode (Sec. 20-7). The on to off switching time of an avalanche transistor is quite long in comparison with the off to on time, and such turn-off switching is not used when speed is at a premium. procedure for turning off an avalanche transistor is to drop the collector voltage and, correspondingly, the collector current to a point where the current is no longer able to sustain the avalanche discharge, that is, to a point below the holding current.

The second important difference concerns the holding voltage of the avalanche transistor. In the four-layer switch the maintaining voltage is of the order of 1 V down to several tenths of a volt. Thus when the switch is conducting, the power dissipation may be quite small. In the avalanche transistor the holding voltage may be comparable to the breakdown voltage. Thus in a transistor biased to avalanche at, say, 100 V, the latching voltage may be 50 V. As a consequence, when the transistor is on the dissipation may be comparatively large and thus limit the on time of the transistor. For example, if an avalanche transistor is used to generate a train of pulses, and even if the pulse duration is short, being of the order of tens of nanoseconds, the allowable dissipation may severely limit the pulse repetition frequency.

Many transistors originally intended for other purposes will "avalanche," that is, respond with speed in avalanche-mode operation. Generally, those transistors do best which were designed for fast switching applications. In

addition, there are available a small number of transistor types such as the Texas Instruments 2N3033 which have been specifically designed for highcurrent, high-speed, avalanche-mode operation.

REFERENCES

- 1. Esaki, L.: New Phenomenon in Narrow Ge p-n Junctions, Phys. Rev., vol. 109, p. 603, 1958.
- 2. Millman, J.: "Electronic Devices and Models," McGraw-Hill Book Company, New York, in preparation.
- 3. "Tunnel Diode Manual, TD-30," Radio Corporation of America, Semiconductor and Materials Division, Somerville, N.J., 1963. "Tunnel Diode Manual," 1st ed., General Electric Company, Semiconductor Products Dept., Liverpool, N.Y., 1961.
- 4. MIL-STD-15-1A, May, 1963.
- 5. Sylvan, T. P.: Appl. Note 90.10, General Electric Company, Syracuse, N.Y., May, 1961.
- 6. Harding, M., and R. Windecker: Small Signal Planar PNPN Switch, Texas Instruments Company, Inc., August, 1963.

Shockley, W., and J. F. Gibbons: Introduction to the 4-layer Diode, Semicond. Prod., 1958.

Shockley, W.: The Four Layer Diode, Electron. Ind., vol. 16, no. 8, pp. 58-60, August, 1957.

Gibbons, J. F.: A Critique of the Theory of p-n-p-n Devices, IEEE Trans. Electron Devices, vol. ED-11, no. 9, pp. 406-413, September, 1964.

- 7. Moll, J. L., M. Tannenbaum, J. M. Goldey, and N. Holonyak: p-n-p-n Switches, Proc. IRE, vol. 44, pp. 1174-1182, 1956. Sah, C. T., R. N. Noyce, and W. Shockley: Carrier Generation and Recombination in p-n Junctions and p-n Junction Characteristics, Proc. IRE, vol. 45, pp. 1228-1243, September, 1957.
- 8. Rate Effect, the Voltage-Current Characteristics of Four-layer Diodes at High Frequencies, Appl. Data Note, Shockley Transistor Corporation, May, 1959.
- 9. "Transistor Manual," 7th ed., chap. 16, General Electric Company, Syracuse, N.Y., 1964. Stasior, R. A.: Silicon Controlled Switches, Appl. Note 90.16, General Electric Company, Syracuse, N.Y., September, 1964.
- 10. "Silicon Controlled Rectifier Manual," 3d ed., General Electric Company, Auburn, N.Y., 1964.
- 11. Stasior, R. A.: How to Suppress Rate Effect in PNPN Devices, Electronics, vol. 37, no. 2, pp. 30–33, Jan. 10, 1964.

 A Survey of Some Basic Trigistor Circuits, Bull. D410-02, Solid State Products, Inc., Salem, Mass., March, 1960.
 The Transwitch, Circuit Design Information and Application Notes, Bull. AN-1357A, March, 1960, and The Binistor, Circuit Design Information and Application Notes, Bull. AN-1360A, August, 1960, Transitron Electronic Corp., Wakefield,

Mass.

- RCA Thyristors, Bull. 1CE-208, Radio Corporation of America, Somerville, N.J., March, 1960.
 Mueller, C. W., and J. Hilibrand: The "Thyristor"—A New High-speed Switching Transistor, IRE Trans. PGED, vol. ED-5, pp. 2-5, January, 1958.
- Henebry, W. M.: Avalanche Transistor Circuits, Rev. Sci. Instr., vol. 32, no. 11, pp. 1198-1203, November, 1961.
 Miller, S. L., and J. J. Ebers: Alloyed Junction Avalanche Transistors, Bell System Tech. J., vol. 34, pp. 883-902, September, 1955.

13 / NEGATIVE-RESISTANCE SWITCHING CIRCUITS

We consider, in this chapter, circuit applications of the negative-resistance devices introduced in Chap. 12. Certain generalized circuit properties of negative-resistance devices are described first. We then establish the principles which allow us to determine the mode of operation of the circuit: bistable, monostable, or astable. Finally, these general principles are applied to account for the particular behavior of circuits employing the negative-resistance devices described in the preceding chapter.

13-1 THE NEGATIVE-RESISTANCE CHARACTERISTIC¹

The devices of interest to us display, between a selected set of terminals, a volt-ampere characteristic such as is represented, in somewhat generalized form, in either Fig. 13-1a or b. In Fig. 13-1a. between 0 and A and to the right of the point B the device has a positive incremental resistance, whereas between A and B the incremental resistance is negative since, as may be noted, an increase in voltage causes a decrease in current. Similarly, in Fig. 13-1b, the portion of the characteristic between A and B displays a negative incremental resistance. For the sake of simplicity, and with no loss in generality of principle, we have made the characteristics piecewise linear and have arranged that they pass through the origin. feature is in no way essential to the present discussion, although actually we see in Chap. 12 that all characteristics except that of the unijunction transistor do indeed pass through the origin. addition, the characteristics have the general form shown in Fig. 13-1 without being piecewise linear.




Fig. 13-1 (a) A voltage-controllable negative-resistance characteristic; (b) a current-controllable negative-resistance characteristic.

We observe in Fig. 13-1a that associated with each voltage there is a unique current, but the plot does not everywhere associate a unique voltage with each current. In the plot of Fig. 13-1b the inverse applies. guish the one from the other we call the characteristic in Fig. 13-1a voltagecontrollable and in Fig. 13-1b current-controllable. The tunnel diode falls into the voltage-controllable class, whereas all of the other devices discussed in the preceding chapter (the UJT, p-n-p-n diode, SCS, thyristor, and avalanche transistor) have a current-controllable characteristic.

13-2 BASIC CIRCUIT PRINCIPLES

We shall show that a device with a region of negative incremental resistance may be used to construct a switching circuit. The two classes of negativeresistance (NR) devices must be considered separately since the basic circuit of one type is essentially the dual of the other. We shall consider the currentcontrolled NR device first. The basic circuit is indicated in Fig. 13-2a, where a source of voltage V and a resistor R are shown connected to an NR device with the volt-ampere characteristic of Fig. 13-2b. Shunted across the NR device is a capacitor C, which may represent stray capacitance or capacitance deliberately introduced.

The voltage v across the device is the supply voltage V less the drop across R. If i_R is the current through R, then

$$v = V - i_R R$$
 (13-1)

The device current is i and the capacitor current is i_{i} . We are interested in the steady state corresponding to a particular value of supply voltage, say $V = V_1$. When the currents and voltages in the circuit stop changing, $i_C = 0$ and $i_R = i$. Hence, on the same set of coordinate axes on which is plotted the device characteristic we have drawn the load line corresponding to Eq. (13-1) with $i_R = i$. This line is plotted in Fig. 13-2b as the solid line




Fig. 13-2 (a) A circuit involving a current-controllable negative-resistance (NR) device; (b) the load line corresponding to supply voltage $V=V_1$ and resistance R is superimposed on the NR device characteristic in a manner to yield one stable equilibrium point at X_1 .

passing through the point $v = V_1$, i = 0, and having a slope -1/R. Under steady-state conditions, the point of operation of the circuit must lie on the device characteristic and simultaneously on the load line. Hence, corresponding to the particular supply V_1 the steady-state current and voltage are i_1 and v_1 , respectively, corresponding to point of intersection X_1 of the load line and the device characteristic.

Now let there be added to the supply a step of voltage which makes the new supply voltage $V=V_2$. The new load line is shown dashed, and the new steady-state operating point will be at X_2 . A time will elapse before this new steady-state condition is reached, since the capacitor must change its voltage. The capacitor charges through an equivalent resistance which is equal to the parallel combination of R and the (positive) resistance of the NR device over the region OA. We shall now prove that in response to the change in supply voltage from V_1 to V_2 the operating point of the device moves from its original position at X_1 in the direction toward X_2 . This result seems obvious enough at the present time, but in establishing the proof, we shall arrive at a result which will be quite useful in the following discussion. We have from Fig. 13-2a that

$$i_R = i_C + i = C\frac{dv}{dt} + i \tag{13-2}$$

Combining Eq. (13-2) with Eq. (13-1) we find that

$$RC\frac{dv}{dt} = V - (iR + v) \tag{13-3}$$

Now suppose that the NR device is operating at a particular point X_E where $i=i_E$ and $v=v_E$. Then $V_E=i_ER+v_E$ is the supply voltage which would make operation at i_E and v_E an equilibrium point. Suppose, however, that the supply voltage is not V_E but is instead V_S . Then Eq. (13-3) may be written

$$RC\left.\frac{dv}{dt}\right|_{X_{E}} = V_{S} - V_{E} \tag{13-4}$$

Expressing Eq. (13-4) in words, we have the following theorem: If the device is operating at X_E , which would be an equilibrium point if the supply voltage were V_E , but if in reality $V = V_S$, then dv/dt is positive if $V_S > V_E$. Alternatively, if $V_S < V_E$ then dv/dt is negative. Applying this result to Fig. 13-2b we note that when the supply voltage is abruptly increased to $V_2 (= V_S)$, then since $V_2 > V_1 (= V_E)$, dv/dt is positive and the operating point moves to the right along the device characteristic in the direction of increasing v.

We may use Eq. (13-4) to prove that a point such as X_2 in Fig. 13-2b, corresponding to the intersection of the device characteristic with the load line passing through X_2 , is a stable operating point. That is, if the circuit is perturbed in some manner so that the operating point is caused to depart from X_2 , it will return to X_2 . Such a perturbation might be caused by removing the capacitor, changing the voltage across it, and then replacing it in the circuit. Suppose that as the result of such a maneuver the operating point is established momentarily at $X = X_1$ in Fig. 13-2. Then Eq. (13-4) with $V_S = V_2$ and $V_B = V_1$ indicates $dv/dt |_{X_1} > 0$. Hence there will be an increase in v which will carry the operating point back to X_2 . Similarly, if X were located to the right of X_2 , say at $X = X_3$, then Eq. (13-4) would become, with X_B replaced by X_3 , $V_B = V_3$, and $V_S = V_2$.

$$RC\left.\frac{dv}{dt}\right|_{Y_{\bullet}} = V_2 - V_{\bullet} \tag{13-5}$$

Since $V_2 < V_3$, then dv/dt < 0 and v decreases so as to carry the operating point from X_3 back to X_2 . We have thus verified that X_2 is a stable point regardless of whether a disturbance momentarily increases or decreases the voltage across the device.

We shall now apply the above principles to show that the basic circuit of Fig. 13-2a may be made to function in a monostable, bistable, or astable mode, depending upon the biasing method.

13-3 MONOSTABLE OPERATION

Consider the situation depicted in Fig. 13-3. The supply voltage is initially V_1 , and the steady-state operating point is at X_1 . A voltage step added to V increases the supply voltage to V_2 , carrying the new load line beyond the critical point A, so that a new steady state will be established at X_2 . The




Fig. 13-3 Illustrating the abrupt transitions which occur when the load line moves beyond a critical point such as A or B.

operating point of the device must, of course, remain on the device characteristic as it moves toward X_2 . Accordingly, the operating point initially moves to the point A. We may now apply the principle of Eq. (13-4) to establish that dv/dt is positive at A. Hence, the operating point cannot continue its approach toward X_2 by moving along AB, because along this path dv/dtwould be negative. The only alternative is to have the operating point jump abruptly vertically from A to A'. By applying Eq. (13-4) at A' we find that dv/dt is negative. The operating point may therefore continue toward X_2 by moving toward the left along A'B. The device has, by taking this operating path, avoided behaving inconsistently with Eq. (13-4), but there now exists an anomalous situation in that the path has departed from the device characteristic. We may, however, take a philosophical attitude toward this matter and judge that if the transition from A to A' is completed in zero time, then actually the operating point has not really left its characteristic. ing to the circuit of Fig. 13-2a we find no inconsistency in making the abrupt jump from A to A'. Specifically, the voltage has not changed instantaneously, as indeed it may not, because of the capacitor. The current has changed abruptly. There is nothing in this idealized circuit to restrain it from so doing.

With a physical NR device, we expect and observe, in a corresponding situation, a rapid but hardly instantaneous transition. First, realistic circuits and devices have all sorts of stray inductances and capacitances not contemplated in the discussion above. Second, a physical device has an NR region which does not really exist initially at all but is rather generated when a certain critical voltage or current is reached. To complete creating this region will ordinarily require a finite time interval. For example, in an avalanche transistor a negative resistance results from the cumulative generation of current carriers resulting from the disruption of atomic bonds. A finite time is required for this cumulative avalanche process to build up and for certain other redistributions required of the stored charge in the transistor. Thus when stray inductance or capacitance is reduced to a minimum the speed of the transition depends very greatly on the mechanism internal to the device by which the NR region is generated.

A discussion analogous to that given above leads to the conclusion that if, after X_2 has been attained, the supply voltage is returned to V_1 , then the operating point will return to X_1 . From X_2 the operating point will move relatively slowly to B, make an abrupt transition to B', and finally return to X_1 . The complete path of the operating point is indicated by the arrows.

In order to induce this transition from the original stable low-current operating point X_1 to a temporary high-current state and back again, it is only necessary that the step of voltage have an amplitude adequate to carry the load line beyond A and last long enough to allow the operating point to reach the point A'. Thus the total transition to a quasi-stable state and back again may be induced by a pulse. Accordingly, we have just described the operation of a monostable generator of fast waveforms.


One-shot operation is also possible by establishing a quiescent voltage more positive than that at point A and then applying a negative pulse of large enough magnitude and long enough duration to carry the operating point to the left of B.

We have achieved triggering by superimposing a pulse on the supply voltage to carry the load line beyond a critical point A. In many physical devices (those with additional terminals other than the ones between which the negative-resistance characteristic appears) a triggering pulse applied to one of these extra terminals will achieve triggering by modifying the device characteristic. Thus instead of moving the load line to the right of point A, the triggering pulse may achieve triggering by moving the critical point to the left of X_1 while the load line remains stationary.

13-4 BISTABLE OPERATION

A bistable circuit is generated by selecting a supply voltage and load resistor that give rise to a load line which intersects the device characteristic in three places, X, Y, and Z, as in Fig. 13-4. If the circuit is initially at X, then a positive pulse added to the supply voltage will carry the operating point

Fig. 13-4 The load line passing through V and intersecting the characteristic in three places allows bistable operation.



in the direction of the arrows to the stable operating point Z, where the circuit will remain permanently. Again the pulse must be adequate in amplitude to carry the load line beyond point A, as, for example, is the case with the load line passing through V'. Also, the pulse duration must be long enough to allow the operating point to reach A'. After the circuit is established at Z a negative pulse that carries the load line to the left, as is the case with the load line passing through V'', will return the circuit to X. Thus the circuit has two stable states and may be triggered from one state to the other by applying alternate positive and negative pulses.

The intersection point at Y on the negative-resistance portion of the characteristic is also a stable point, as may readily be verified. Consider, for example, that a momentary disturbance has shifted the operation to point Y_1 . Then, since $V_1 < V$, Eq. (13-4) indicates that dv/dt is positive. Hence v increases and the operating point moves from Y_1 toward Y, thus confirming that Y is a stable point. Operation at Y, however, will ordinarily not be attained because in the triggering scheme we have described it is simply not accessible.

13-5 ASTABLE OPERATION

An astable waveform is generated by selecting a supply voltage and load resistor such that the load line intersects the characteristic at a single point X on the NR portion of the characteristic, as in Fig. 13-5. The important distinction between the present case and the situation which gave rise to the bistable circuit is that in the present case the equilibrium point at X is unstable. If a perturbation causes an initial departure of the operating point from X, the subsequent response of the circuit is to carry the operating point still farther from the equilibrium point. That such is the case in the present instance may be seen by an application of Eq. (13-4). Thus, suppose that with the equilibrium point at X a perturbation moves the operating point to X_1 . Since now $V_1 > V$, we see, from Eq. (13-4), that dv/dt is correspondingly negative, and the operating point which momentarily was displaced to X_1





Fig. 13-5 Adjustment of the load line for astable operation.

Fig. 13-6 Circuit equivalent to the network of Fig. 13-2a for small voltage excursions in the negative-resistance region.



moves still farther from X toward B. Similarly, if X_1 were below X, the operating point would move toward A.

We now take up a second way of establishing the instability of the equilibrium point at X. For this purpose consider the equivalent circuit of Fig. 13-6, where, since the NR device is operating in its NR region, we have replaced the device by a negative resistance of magnitude R_n . This configuration, with V=0, is an equivalent circuit for the purpose of computing incremental changes from an initial equilibrium state. The circuit has a single time constant given by $R_{\parallel}C$, where R_{\parallel} is the parallel combination of R and $-R_n$, that is,

$$R_{\parallel} = \frac{-R_n R}{R - R_n} \tag{13-6}$$

Now R_{\parallel} is positive or negative as R_n is larger or smaller than R. If an equilibrium state is perturbed, the subsequent response will be of the form $e^{-t/R_{\parallel}C}$. If $R_n > R$, then $R_{\parallel} > 0$, and the circuit responds in accordance with a negative exponential back to its equilibrium state. The equilibrium state is then stable. If $R_n < R$, then $R_{\parallel} < 0$, and the response has the form of an exponential with a positive exponent. The operating point therefore moves farther away from its initial equilibrium state, picking up speed as it goes. We observe that in Fig. 13-5, $R_n < R$, which is consistent with our previous conclusion that the equilibrium state is unstable. We may also note that again, as expected, on the basis of our present manner of establishing stability, the state at Y in Fig. 13-4 is stable because $R_n > R$.

Returning now to Fig. 13-5 we observe that, starting from an initial state at X, a small disturbance will start the circuit toward either B or A, depending on the direction of the disturbance. Thereafter, the system will trace out the path BB'AA'B in the direction of the arrows, with no need for continued external triggering. The circuit is a stable and generates two abrupt current transitions per cycle.

We noted above that a current-controlled NR device would be stable even in its negative-resistance region provided that $R_n > R$. If we desire stability no matter what the value of R_n may be, we require that R = 0. For this reason a current-controlled NR device is often characterized as being "short-circuit stable." Similarly, we shall see later that a voltage-controlled device is "open-circuit stable."

Both of the arguments given above to prove that X is an unstable point depended upon the existence of a capacitance across the NR device. If, ideally, C could be reduced to zero, then stable operation at point X would be possible. In practice it turns out that if C is smaller than a certain "critical"

value, then a stable state at X is indeed obtained. This critical capacitance for most NR devices is of the order of some tens of picofarads, although its exact value is difficult to calculate. In order to do so it is necessary to include in Fig. 13-6 the inductance of the device along with wiring inductances and then solve for the minimum value of the capacitance that gives a positive real part to the roots of the equation determining the transient response (or, equivalently, to the poles of the network function). In summary, if the shunt capacitance across a current-controlled NR device is below some tens of picofarads, then a point on the NR portion of the characteristic is stable. However, for capacitances larger than critical it becomes unstable.

13-6 VOLTAGE-CONTROLLED NEGATIVE-RESISTANCE SWITCHING CIRCUITS

We consider now the voltage-controlled NR device whose characteristic appears again in Fig. 13-7b. The appropriate circuit for switching operation is now shown in Fig. 13-7a. Comparing Fig. 13-7a with Fig. 13-2a we note that the shunt capacitor has been replaced by a series inductor. Analogously to the current-controlled case, load lines passing through supply voltages V, V', and V'' are appropriate to astable, bistable, and monostable operation, respectively. Note that the monostable line intersects the device characteristic at one point along a positive-resistance portion. The bistable line has three points of intersection, two along positive-resistance branches and the third on the negative-resistance section. The astable line intersects the characteristic at one point along the negative-resistance segment.

The stability of an operating point may be investigated in one of two ways. First, from Fig. 13-7a we have

$$L\frac{di}{dt} = V - iR - v \tag{13-7}$$




Fig. 13-7 (a) A circuit involving a voltage-controlled negative-resistance device; (b) characteristic and load lines for bistable, astable, and monostable operation.

If the operating point is momentarily at $X_E(i_E, v_E)$, where $i_E R + v_E = V_E$, and if the supply voltage is V_S , then this equation may be written

$$L\left.\frac{di}{dt}\right|_{X_{\mathcal{B}}} = V_{\mathcal{S}} - V_{\mathcal{B}} \tag{13-8}$$

analogously to Eq. (13-4). Expressing Eq. (13-8) in words, we have the following theorem: If the device is operating at X_E , which would be an equilibrium point if the supply voltage were V_E , but if in reality $V = V_S$, then di/dt is positive if $V_S > V_E$. Alternatively, if $V_S < V_E$ then di/dt is negative. Let us apply this principle to Fig. 13-7b. Consider, for example, load line 1, which intersects the NR characteristic at X. Is this a point of stable or unstable equilibrium? If a disturbance takes the circuit to point X_1 , then since

$$V_S = V > V_1 = V_E$$


di/dt is positive. Hence, the operating point X_1 must move in the direction of increasing current, away from X and toward A. This argument establishes that X is an unstable point. Hence, if the circuit is adjusted to have a load line such as 1 in Fig. 13-7b, it will operate in an astable mode. Applying the above principle to the conditions depicted by load line 2, we can verify that Y is a stable point.

Second, we recognize that Fig. 13-8 gives the equivalent circuit from which to calculate the response to small perturbations. Again we have a one-time-constant circuit which will yield a response of exponential form $e^{-(R-R_n)t/L}$. The exponent will be positive (unstable case) if $R_n > R$ (load line 1) and negative (stable case) if $R_n < R$ (load line 2). The reverse condition applies for a current-controlled device since in Sec. 13-5 we find that a stable point corresponds to $R_n > R$.

We may note that to ensure stability of equilibrium point on the NR portion of the characteristic, no matter how large R_n may be, we require that R be arbitrarily large. Hence the present case is "open-circuit stable," in comparison with the previous circuit which was "short-circuit stable."

A basic difference between the present voltage-controlled device and the previously discussed current-controlled case is seen in the discontinuous jumps B to B' and A to A'. In the present case the jumps are changes in voltage, whereas in the previous circuit current discontinuities were encountered. It is the reactive element which was added to the circuit (the inductor in the voltage- and the capacitor in the current-controllable-device circuit) which determines the type of abrupt transition. As we shall see, the time intervals established in the monostable and astable circuits are determined by this reactive element. In the bistable circuit, where no timing interval is to be

Fig. 13-8 Equivalent circuit for calculating response of circuit of Fig. 13-7a for small excursions in the negative-resistance region.



established, the addition of a reactive element is theoretically unnecessary. However, it is found in Sec. 13-10 that an improvement in the transition time results if a small amount of reactance is added in some circuits: for example, a small inductance in series with a tunnel diode.

The remainder of this chapter makes use of the principles enunciated above to explain the operation of switching circuits using the NR devices discussed in the preceding chapter. Calculations of the timing intervals established in monostable and astable waveforms and of the transition time in a bistable circuit are also given.

13-7 TUNNEL-DIODE MONOSTABLE CIRCUIT^{2,8}

A monostable tunnel-diode circuit is shown in Fig. 13-9. Bias is provided by the source V in Fig. 13-9a, which is adjusted so that the load line intersects the characteristic at one point on the positive-resistance portion. The operating point is initially at point O, where $v = V_o$ and the diode current is $i = I_o$. A positive voltage pulse v_s is applied to raise the load line so that it clears the peak at A. This trigger must have a time duration t_p adequate to allow the current in the inductor to change from I_o to I_P . The operating point having been raised to A, the circuit, of its own accord, follows the path indicated by the arrows, returning eventually to the starting point at O.

Waveforms of output voltage and diode current, somewhat idealized, are shown in Fig. 13-10. The application of the voltage pulse carries the diode from O to A, increasing the voltage from V_o to V_P and the current from I_o to I_P . If the pulse amplitude were large enough so that the asymptotic limit to which the current were headed was much larger than I_P and if the diode resistance in the range from O to A were constant, then the rise of voltage from O to A would be linear as shown.

At A the voltage jumps abruptly to B, where the voltage is V_F , while the current remains constant at I_F . As the operating point now moves from B to C, the voltage drops from V_F to V_V and the current from I_F to I_V . If the




Fig. 13-9 Monostable operation of a tunnel-diode (a) circuit, (b) operating path.




Fig. 13-10 Waveforms of monostable tunnel-diode circuit. (a) Triggering pulse; (b) output voltage; (c) tunnel-diode current.

pulse persisted indefinitely, the load line would establish a stable equilibrium point on the high-voltage positive-resistance portion of the characteristic somewhat below B. We have assumed, however, that long before this equilibrium point is approached the pulse has terminated. Hence the operating point continues from B to C. There is then an abrupt transition in voltage from V_V to V_D at point D, and finally the circuit settles down to initial point O in an asymptotic manner.

If the diode characteristic in the region from B to C were approximated by a constant resistance, the waveform between these points would be exponential and could be readily calculated (see below). We have represented, as an approximation, that the current falls linearly. Since the resistance increases as the operating point moves from B to C, then the time constant L/R decreases as C is approached. Hence, in a physical circuit, the principal respect in which the voltage waveform differs from that of Fig. 13-10b is that the negative slope increases in magnitude as point C is approached, as is shown by the dashed waveform. Also, of course, the voltage rise from V_P to V_F is not instantaneous but is determined by the time required to charge any shunt capacitance present.




Fig. 13-11 A piecewise linear approximation to a tunnel-diode characteristic (Ref. 2).

A calculation of the duration T of the quasi-stable state, which agrees with experiment² to within about 10 percent, can be easily carried out if the tunnel-diode characteristic is represented by the piecewise linear approximation of Fig. 13-11. A reasonable fit with the tunnel-diode curve is obtained if we choose

$$V'_P = 0.75 V_P$$
 and $V'_V = \frac{V_F + V_V}{2}$ (13-9)

If the diode resistance of the portion passing through the origin is called R_1 and if the second positive-resistance region is designated by R_2 , then

$$R_1 = \frac{V_P'}{I_P}$$
 and $R_2 = \frac{V_F - V_V'}{I_P - I_V}$ (13-10)

The line with the negative slope is drawn so as to form a reasonable approximation to the NR segment. Fortunately, neither its location nor its slope affects the delay time T.

To calculate T, the time duration from I_P to I_V , we replace the device by a resistor R_2 in series with a battery $V' \equiv V'_V - I_V R_2$ (as dictated by the piecewise linear approximation of Fig. 13-11). The equivalent circuit is now indicated in Fig. 13-12a and b, which are equivalent since

$$R_T \equiv R + R_2 \qquad V_Y \equiv V' - V = V'_V - V - I_V R_2$$
 (13-11)

Let us shift the time origin so that t=0 when $i=I_P$. If the circuit of Fig. 13-12b were valid indefinitely, then at $t=\infty$, $i=-V_Y/R_T$. Since this is a single-time-constant circuit.

$$i = -\frac{V_Y}{R_T} + \left(I_P + \frac{V_Y}{R_T}\right) \epsilon^{-R_T t/L} \tag{13-12}$$

Since i decreases to I_V at t = T we can solve this equation to obtain

$$T = \frac{L}{R_T} \ln \frac{V_Y + I_P R_T}{V_Y + I_V R_T}$$
 (13-13)




Fig. 13-12 (a) In the region from B to C where the current decreases from I_P to I_V the tunnel diode is replaced by a battery V' in series with a resistor R_{2i} (b) simplified circuit.

It is clear that the apparently linear decay in Fig. 13-10 is really exponential. Note that the delay time T is proportional to L. A rough idea of the inductance needed for a desired value of T can be obtained by using the following reasonable order of magnitudes: $V_Y = 0.25 \text{ V}$, $I_P = 5 \text{ mA}$, $I_V = 0.5 \text{ mA}$, and $R_T = 100 \Omega$. We find $T \approx 0.01 L$, so that for $L = 100 \mu H$, $T = 1.0 \mu sec$.

If it should be true that $I_P R_T \ll V_Y$, then T is independent of the resistance R_T . To verify this statement we write Eq. (13-13) in the form

$$T = \frac{L}{R_T} \ln \left(1 + \frac{I_P R_T}{V_Y} \right) - \frac{L}{R_T} \ln \left(1 + \frac{I_V R_T}{V_Y} \right) \approx \frac{L}{R_T} \left(\frac{I_P R_T}{V_Y} - \frac{I_V R_T}{V_Y} \right)$$
(13-14)

where use has been made of the expansion $\ln (1 + x) \approx x$.

$$T \approx \frac{L(I_P - I_V)}{V_Y} \tag{13-15}$$

The recovery time constant at the end of the waveform is $L/(R_1 + R)$.

A tunnel-diode one-shot which allows one side of the trigger source to be grounded is shown in Fig. 13-13. Additionally, the voltage division through




Fig. 13-13 A tunnel-diode monostable multivibrator which allows the trigger source to be grounded. Typical values are shown for components, supply voltage, and triggeringsignal amplitude. (Courtesy Radio Corporation of America.)

the resistors R_1 and R_2 provides the small supply voltage required for proper bias of the diode even from a relatively large 10-V supply. The quiescent voltage across the diode is only about 250 mV and the input trigger only 400 mV in amplitude. For this reason the input trigger is introduced through a backward diode D1 (Sec. 12-2).

13-8 TUNNEL-DIODE ASTABLE CIRCUIT

In Fig. 13-14a the supply voltage and load line have been selected to yield an equilibrium point at O. This point is unstable, and the operating point having moved, say, to point A, it will thereafter follow the circuital path indicated by arrows. Waveforms of diode voltage and diode current are shown in Fig. 13-14b and c. Again these waveforms have been idealized somewhat. If the diode characteristic were piecewise linear the rises and falls of voltage and current in the waveforms would be exponential. In a physical circuit the voltage waveform departs from the idealized waveform much in the manner shown in Fig. 13-10.

The tunnel-diode astable-circuit waveform is not necessarily exactly symmetrical $(T_1 \neq T_2)$ because the portions DA and BC of the device characteristic are not identical. On the other hand, the two portions of the cycle are often not markedly different.




Fig. 13-14 Tunnel-diode astable multivibrator. (a) Adjustment of load line; (b) voltage waveform; (c) current waveform.

Using the piecewise linear approximation of Fig. 13-11, the time T_1 is given by Eq. (13-13). The expression for T_2 will now be found. In the range from D to A, where the current increases from I_V to I_P , the diode may be replaced simply by a resistor R_1 . Hence the equivalent circuit of Fig. 13-12b is applicable if $V_Y = -V$ and R_T is replaced by

$$R_T' = R + R_1 \tag{13-16}$$

where R is the load resistance. Proceeding as we did in deriving Eq. (13-13), the duration T_2 of the second portion of the waveform is found to be given by

$$T_2 = \frac{L}{R_T'} \ln \frac{V - I_V R_T'}{V - I_P R_T'} \tag{13-17}$$

The total period is $T_1 + T_2$ and the free-running frequency is the reciprocal of this time. For the parameters given in the preceding section and for a symmetrical waveform the frequency of oscillation is f = 0.5 MHz for L = 0.1 mH, and f varies inversely with L.

If a square wave of the form shown in Fig. 13-14b is required with the exception that the tilt is not acceptable, such a waveform may be generated by using the astable tunnel-diode circuit to drive a bistable tunnel-diode circuit. Thus, if the waveform of Fig. 13-14b is differentiated with a small RC time constant and if the resulting spikes (alternatively positive and negative) are applied to the flip-flop circuit of Sec. 13-10, an excellent square wave is obtained.

13-9 TUNNEL-DIODE COMPARATOR4

A comparator or discriminator (Sec. 7-11) is a circuit which yields an abrupt response when a critical reference voltage or current is attained by a waveform. A tunnel-diode comparator circuit is shown in Fig. 13-15. Bias is provided by the voltage source V in Fig. 13-15a or the current source I in Fig. 13-15b, corresponding to which is the load line 1 in Fig. 13-15c joining I to V with slope -1/R. Consider that the initial equilibrium point is at X. When the signal v, or i, raises the load line to position 2, where it just clears the peak of the tunnel-diode characteristic, an abrupt transition to V_F will take place and then the diode will settle to the equilibrium point X'. The abrupt transition in output voltage from V_F to V_F constitutes the sharp comparator response. The signal current i, in Fig. 13-15b at which the comparator responds is $I_P + V_P/R - I$, and the corresponding signal voltage v, in Fig. 13-15a is $V_P + RI_P - V$.

The tunnel-diode comparator is fundamentally different from the diode comparator discussed in Sec. 7-13. In the rectifying diode comparator the output-voltage change is, at most, equal to the input-voltage change, and comparator action is obtained by suppressing the input signal until the diode




Fig. 13-15 The tunnel diode used as a comparator. In (a) and (b) the sources are represented by Thévenin's and Norton's equivalents, respectively. (c) Illustrating the abrupt response when the load line just clears the peak of the characteristic.

passes through its break point. In the tunnel-diode comparator the output response bears, in principle at least, no relationship to the change of input signal required to activate the comparator. Ideally, the most insignificant change in input voltage produces a change $V_F - V_P$ in the output. Even with physical tunnel diodes the energy required to carry the comparator from one side to the other is remarkably small, being of the order of 10^{-15} J (a pulse 5 mV in amplitude of 2 nsec duration in a 50- Ω load dissipates 10^{-15} J).

The speed of transition of the comparator is of interest. The speed is limited by the inherent junction capacitance of the tunnel diode, which appears dashed in Fig. 13-15a and b. Let us assume that the effect of the inductance predominates in the circuit, so that we may reasonably make the approximation that the inductor current remains constant $(i_R = I_P)$ in spite of the presence of the capacitance C. From Fig. 13-15c we see that, over most of the transition, the diode current i is much smaller than the capacitive current i_C . If we neglect i altogether compared with i_C , then the capacitor charges at a constant current I_P , and since the capacitor voltage changes by $V_P - V_P$ the time of transition is $t_r = C(V_F - V_P)/I_P$. The value of $V_P - V_P$ is approximately 0.5 V for germanium and about 1 V for gallium arsenide. We have then

$$t_r = \frac{C}{2I_P}$$
 for Ge $t_r = \frac{C}{I_P}$ for GaAs (13-18)

Manufacturers normally specify I_P/C as a figure of merit for tunnel diodes in connection with switching applications. Typical transition times are in the range of a few nanoseconds down to possibly 0.1 nsec in an extreme case.

13-10 TUNNEL-DIODE BISTABLE CIRCUIT

With the load line selected as in Fig. 13-15c the circuit has two stable states at the points of intersection of the load line with the positive-resistance portions of the device characteristic at X and X''. If the circuit is at X and the signal source furnishes a positive pulse adequate to raise the load line to position 2, a transition will occur, and when the pulse has passed, the circuit will find itself at X''. Similarly, a negative pulse adequate to drop the load line to the point where it clears the bottom of the characteristic will reset the circuit to its original stable point at X. Thus the circuit has two permanent stable states and may be used to store binary information or for any of the other purposes for which binary devices are employed.

Suppose that we desired to trigger the tunnel-diode flip-flop with a train of pulses (of alternating polarity) at the maximum possible rate. The minimum time between pulses must be the sum of the transition time t_r and the settling time t_s . The former, which is limited by the shunt capacitance, is the time required to change the voltage from V_P to V_F and was estimated to be of the order of 1 nsec in Sec. 13-9. The time t_s , which is determined by the series inductance, is the time it takes the diode to settle from the voltage V_F to the voltage at X'' in Fig. 13-15c. If the current at X'' is $I_{X''}$, then i decreases exponentially from I_F to $I_{X''}$ with a time constant $\tau = L/R_T$. We shall assume, as we did in Sec. 10-5 in connection with the transistor binary, that $t_s \approx 2\tau = 2L/R_T$. For $R_T = 200 \Omega$, $t_s = 0.01L$. If the settling time is to be no longer than the transition time of 1 nsec, then L must not exceed 100 nH.




Fig. 13-16 Tunnel-diode bistable operating path if no series inductance is present.

Since t_s is proportional to L and we want t_s to be as small as possible, why not omit L altogether? We shall now show that if no inductance is added to the circuit it will still possess bistable properties but that t_r will be increased. Consider the circuit of Fig. 13-15 but with L=0. The operation is indicated in Fig. 13-16. With $v_s=0$ load line 1 is applicable and the quiescent point is X. Then an input step is applied and the load line moves to position 2. The steady-state condition is at X', but since the operating point must not leave the tunnel-diode characteristic for any finite interval then it must move from X to X' along the curve, as indicated by the arrows. The time to charge the shunt capacitance is

$$t_r = \int_{V_X}^{V_{X'}} \frac{C \, dv}{i_C} = \int_{V_X}^{V_{X'}} \frac{C \, dv}{i_R - i} \tag{13-19}$$

where i_C , i_R , and i are indicated in Fig. 13-16. In general the integration must be carried out graphically. If a piecewise linear approximation is used for the diode characteristic, then t_r can be evaluated analytically (Prob. 13-22). In Fig. 13-15c, i_C equals the difference between I_P and the diode current i. In Fig. 13-16, i_C equals the difference between the current on the load line corresponding to v and the diode current. We see that i_C is smaller in Fig. 13-16. Hence, t_r will be larger (perhaps by a factor of 2) if no inductor is used in the circuit. Therefore, a small amount of inductance should be added to the circuit so that the rise time may be improved without appreciably increasing the settling time. The required value of inductance is best found experimentally, but the above arguments indicate that a reasonable value to start with is of the order of 100 nH. Of course, the larger the triggering signal v_s , the larger will be i_C and the smaller t_r , and hence the necessity for adding inductance decreases as v_s increases.

13-11 TUNNEL-DIODE-TRANSISTOR HYBRID CIRCUITS^{2,3}

A tunnel diode has two qualitites of great merit in switching applications. It switches extremely rapidly (≈ 1 nsec) and responds to a pulse of very small energy. We noted earlier that a pulse of 10^{-15} J could be counted on to move the tunnel diode past a critical point and initiate a transition. In comparison, a transistor may require a pulse of 10 times larger energy to switch states. Moreover, a single tunnel diode may be used to construct a circuit with two stable states, whereas two transistors are required for this purpose.

On the other hand, a transistor has the advantage over the tunnel diode that the transistor operates at appreciably higher voltages. The voltages and voltage changes encountered in tunnel diodes are of the order of a few tenths of a volt, but in transistor circuits these voltages are at least tens of volts. Additionally, the tunnel diode has the very disconcerting feature that, having only two terminals, the input and output ports are not isolated from one

another. As a consequence, in circuits that involve cascades of tunnel diodes, it is difficult to ensure that the signal will proceed in one direction only. It is not surprising, then, that advantages accrue from the employment of combinations of tunnel diodes and transistors in circuits that exploit the merits of each device.

A basic hybrid circuit is shown in Fig. 13-17a. In Fig. 13-17b are plotted the tunnel-diode characteristic (in against v), the input characteristic of the transistor (i_B against v), and the composite characteristic ($i = i_N + i_B$ against v). We observe that the composite input characteristic of the hybrid tunnel-diode-transistor combination retains the general shape of a tunnel-diode characteristic. That this feature persists depends on the fact that a germanium transistor is being employed. For in a germanium transistor the base current becomes appreciable in comparison with the diode current at forward voltages of the order of 0.2 V. This voltage, as indicated in Fig. 13-17b, falls normally between the peak and valley of a tunnel diode (Table 12-1). If a silicon transistor had been used, the transistor would not yet be turned on even when the tunnel diode were operating well up on the high-voltage positiveresistance portion of its characteristic. It is, however, possible to use hybrid circuits with silicon transistors by returning the cathode of a tunnel diode to a positive voltage of some tenths of a volt. In this way the tunnel-diode characteristic will be shifted in the direction of positive voltage to the point where the rising base current crosses the tunnel-diode characteristic between its peak and valley. Either a Ge or GaAs tunnel diode may be used.

Since the input characteristics of the hybrid circuit and the tunnel diode have the same form, we may use this input characteristic for all the same types of switching functions. Thus the load line in Fig. 13-17b is appropriate for flip-flop operation, and the hybrid circuit of tunnel diode and transistor together operates as a bistable device. To drive a transistor from cutoff to saturation requires that the input current increase from nominally zero to some hundreds of microamperes. Observe, then, that as required, the base current corresponding to point X, the lower voltage of the two stable points, is




Fig. 13-17 (a) A basic tunnel-diode-transistor hybrid circuit; (b) composite characteristic formed by combining individual characteristics of tunnel diode and transistor.




Fig. 13-18 A hybrid circuit which may be adjusted to function as a comparator or to operate in an astable, monostable, or bistable mode.

negligible, and at X', the other stable point, the base current may be comparable to the peak current I_P . Observe, further, that the tunnel diode provides current gain at wide bandwith between the circuit input and the base. A change in current Δi at the input triggers the circuit to point X', and the corresponding change in i_B is Δi_B as shown. In principle, by setting point X arbitrarily close to the peak, we may increase the current gain without limit. Of course, as a matter of practicality, requirements for stability against aging, temperature changes, noise, etc., will establish some minimum separation between X and the peak.

Now a second transistor substituted for the tunnel diode would have provided the current gain just as well. The use of a second transistor, which involves additional components and a more complicated coupling arrangement, would have lost for us the delightful simplicity of the hybrid circuit. putting this relatively unimportant matter aside, let us compare the responses to an input switching signal of a cascade of transistor stages and a cascade of hybrid circuits. Suppose that in a cascade of transistors a step of current or voltage of zero rise time is applied to the first transistor. The output of the first transistor will have a finite rise time. This finite-rise-time signal applied to the second transistor will cause the output of the second transistor to have an even longer rise time, and so on. However, the speed of transition of a tunnel diode is nominally not influenced by the speed of the applied signal, because the signal does not drive it from one state to another but only acts as a trigger. Since, also, the speed of tunnel diodes is comparable to or faster than even the highest-speed transistors, the interposition of tunnel diodes between transistors serves in effect to keep the speed and amplitude of the drive signal at each transistor base adequate to cause the transistor to respond at its fastest speed.

A basic circuit which can be adjusted to function as a comparator or to operate in a bistable, monostable, or astable mode is shown in Fig. 13-18. The load line at the input passes through an equivalent supply voltage $R_2V_{CC}/(R_1+R_2)$, and the equivalent load resistance is the parallel combination of R_1 and R_2 . Thus we may adjust the load line to intersect the hybrid input characteristic in whatever manner is appropriate to attain the

type of operation desired. The terminals at the left are for a triggering signal when required. The circuit of Fig. 13-18 is that of Fig. 13-13 with the load R_L across the tunnel diode replaced by the base circuit of the transistor.

The hybrid-circuit multivibrators have an advantage over the two-transistor multivibrators with respect to responding to a narrow triggering pulse. When, in a two-transistor multivibrator, a pulse is applied, say at the base of one transistor, to induce a transition, the pulse must persist long enough to allow the collector current to change substantially so that a transition takes place. Otherwise, at the termination of the pulse the multivibrator will simply settle back into its original state. In the hybrid circuit the pulse need only last long enough to get the load line to clear the peak or valley of the characteristic. If the pulse lasts long enough to get the tunnel diode irreversibly started to its other state the transition is ensured. Even if the collector current has, in this time, not changed appreciably, it does not matter. The collector current will catch up later.

13-12 CIRCUIT APPLICATIONS OF p-n-p-n DIODES⁵

A p-n-p-n diode (Secs. 12-4 and 12-5) may be operated in an astable, monostable, or bistable mode, depending, as we have seen, on the relationship of the load line to the device characteristic. In some cases, for the sake of the waveforms thereby generated or for convenience in triggering, two p-n-p-n diodes are used rather than one.

Sawtooth Generator The circuit of Fig. 13-19a, when adjusted for a stable operation, generates the waveform in Fig. 13-19b. This "sawtooth"-type waveform (which may be generated by any current-controlled device) finds extensive use in timing applications and will be discussed in detail in Chap. 14. To consider the operation of Fig. 13-19 we disregard, for the moment, the




Fig. 13-19 (a) A p-n-p-n diode sawtooth generator; (b) output waveform.