

1220/1225/1230 LOGIC ANALYZER

# **PM402**

# Z80 Microprocessor Probe

# **Operator's Manual**

The PM402 has a software rersion number of 2.51. For use with the PM402, the 1220 and 1225 Logic Analyzers require software versions of 2.5 cr above; the 1230 Logic Analyzer requires a software version of 3.03 or above.

> Please cheir for change information the back of this manual

070-6593-01 PRODUCT GROUP 43

REVISED PRINTING MAY 1988

Copyright <sup>©</sup> 1988, Tektronix, Inc. All rights reserved. Contents of this publication may not be reproduced in any form without the written permission of Tektronix, Inc.

Products of Tektronix, Inc. and its subsidiaries are covered by U.S. and foreign patents and/or pending patents.

TEKTRONIX, TEK, SCOPE-MOBILE, and are registered trademarks of Tektronix, Inc. TELEQUIPMENT is a registered trademark of Tektronix U.K. Limited.

Printed in the U.S.A. Specification and price change privileges are reserved.

Tektronix, Inc. Walker Road Industrial Park P.O. Box 4600 Beaverton, Or. 97076

i

# TABLE OF CONTENTS

OVERVIEW	1
ANALYZER CONFIGURATION	2
CONNECTING AND POWERING UP	2
Loading Disassembly Setups	7
Using Probes	7
Using the Menus and Cursor	8
Online Help	8
SETTING UP TO ACQUIRE DATA	8
Timebase	9
Probe Links	9
Clocking	9
Glitch Capture	10
Channel Grouping.	10
Trigger Conditions	11
Trigger Specification	12
Run Control	12
SETTING UP TO DISASSEMBLE CODE	13
Disassembly Mnemonics	14
Invalid Opcodes	14
Searching for Events	15
Displaying in Hardware or Software Mode	15
Using the Hardware Display Mode	15
Using the Software Display Mode	16
Searching for Events	17
EXAMPLES	18
Example 1: A Simple Acquisition	18
Example 2: Trigger on a Subroutine	21
Example 3: Cross Triggering	25
Configuration	25
What This Example Shows	25
The Steps for Cross-Triggering	26

# List of Figures

Figure 1.	Analyzer configuration with probe 2
Figure 2.	Connecting the DIP clip and SUT
Figure 3.	Z80 pinout 5
Figure 4.	Initialization menu 6
Figure 5.	Main menu
Figure 6.	Timebase menu
Figure 7.	Channel Grouping menu 10
Figure 8.	Conditions and Trigger Spec menus 12
Figure 9	Bun Control menu
Figure 10	Disassembly mnemonics in hardware mode 14
Figure 11	Software disassembly display
Figure 12	Example 1: Hardware disassembly display 20
Figure 12	Corresponding software dissassembly display 21
Figure 13	Subroutine and NMI setup
Figure 14	Leadware display with NMI condition
Figure 15	25. Aardware display with NMI condition
Figure 16	5. Software display with Nin conduct
Figure 17	. Timebase for cross-trigger
Figure 18	3. Channel Grouping for cross-ingger
Figure 19	9. Conditions and Trigger Spec for cross-trigger 20
Figure 20	). Run Control for cross-trigger
Figure 2	1. Hardware disassembly display

# List of Tables

Table 1	Z80 Signals and Analyzer Channels 6
Table 2.	Z80 Cycle Types and Analyzer Conditions 11
Table 3.	Active Interrupt Priorities 16

# **OVERVIEW**

The PM402 Z80 Microprocessor Probe Personality Module consists of a Z80 disassembly probe (with ribbon cable) and this user's manual. This manual shows you how to connect and use the PM402 Z80 disassembly probe with the 1220/1225/1230 Logic Analyzers. This manual does not teach you how to use analyzer keypads or menus. For information on using analyzers refer to your logic analyzer operator's manual. For more information about the Z80 microprocessor, refer to your Z80 microprocessor data book.

The PM402 Version 2.51 works with 1220/1225 Logic Analyzers having software version numbers 2.5 or higher and 1230 Logic Analyzers with software version numbers 3.03 or higher. If you're using a 1220/1225 version 2.5 or higher or a 1230 version 3.03 or higher, you must use the version 2.51 PM402.

The PM402 gives you an interface from the 1220/1225/1230 Logic Analyzer to Z80-based systems under test (SUT). Along with regular analyzer features, the PM402 interface lets you sample data synchronously, use the Z80 clock, and display disassembly data in hardware and software formats.

Conventions. This manual uses these conventions:

- The term analyzer refers to the 1220, 1225, and 1230 Logic Analyzers unless otherwise specified.
- The term SUT refers to the Z80 system under test.
- Active low signals are identified by a bar over the signal name, for example, MMI.

# ANALYZER CONFIGURATION

You must have at least 32 channels in the 1220/1225/1230 to use the Z80 disassembly probe. This is because the probe uses 32 channels to acquire synchronous data from the Z80based SUT. You must also use a version 2.51 PM402 if you're using a 1220/1225 version 2.5 or higher or a 1230 version 3.03 or higher. Figure 1 shows the analyzer and expansion card configuration.

# CONNECTING AND POWERING UP

The Z80 disassembly probe has two probe cables that connect to the analyzer. Follow these steps to connect the Z80 probe to the analyzer. Figures 1 and 2 show how the analyzer connects to your SUT.



Figure 1. Analyzer configuration with probe.

1. Make sure that the power to the analyzer and SUT is off.

# CAUTION

Do not connect the Z80 disassembly probe to the analyzer unless power to analyzer is off. Do not connect the Z80 disassembly probe to the SUT unless power to the SUT is off. If you connect the disassembly probe to the SUT when power to the SUT is on and power to the analyzer is off, too much power can flow through the probe's inputs and damage the probe.

- 2. Connect the bottom cable from the probe to input A on the front of the analyzer.
- 3. Connect the top cable from the probe to input B on the front of the analyzer.



Figure 2. Connecting the DIP clip and SUT.

- 4. Connect the Z80 probe clip to the SUT as shown in Figure 2 (power to the SUT should be off). The brown lead goes to pin 1 on the Z80 microprocessor. Figure 3 shows the Z80 pinout, and Table 1 lists analzyer-to-Z80 signal line connections. Figure 3 and Table 1 are shown after this procedure.
- 5. Turn on the analyzer which also supplies power to the probe. The analyzer screen now displays the Initialization menu (Figure 4, shown after this procedure).
- 6. Press ENTER to upload the Z80 disassembly setup into the analyzer. Pressing ENTER overwrites the existing setup and changes probe links, channel groups, and defined conditions for Z80 disassembly. If you press MENU, the PM402 setup is not uploaded and you cannot display disassembled data; instead, the current setup is saved.
- 7. Turn on power to the SUT.

You can now press MENU to call up the Main menu (Figure 5), which lists setup, data, and utility features. Since the default disassembly setup defines the setup parameters for you (probe links, sampling rate and format, conditions, and so on), you can press START at any time to acquire data from your SUT. Example 1, later in this manual, shows a data acquisition with the default setup.

Signal Name	Z8 Pin Nui	Signal Name		
A11	1	40	A10	
A12	2	39	A9	
A13	3	38	A8	
A14	4	37	A7	
A15	5	36	A6	
0	6	35	A5	
D4	7	34	A4	
D3	8	33	A3	
D5	9	32	A2	
D6	10	31	A1	
+5V	11	30	A0	
D2	12	29	GND	
D7	13	28	/RFSH	
D0	14	27	/M1	
D1	15	26	/RESET	
/INT	16	25	/BUSRQ	
/NMI	17	24	WAIT	
/HALT	18	23	/BUSAK	
/MREQ	19	22	MR	
/IORQ	20	21	/RD	

Figure 3. Z80 pinout.

Z80 Signals	122x/1230 Channels	Channel Groups	Description
A15-A00	B15-B00	ADD	Address bus
D07-D00	A15-A08	DAT	Data bus
MREQ TOREQ MT RD WR	A04 A03 A02 A01 A00	STB	Strobes
NMI INT HALT	A07 A06 A05	INT	Interrupts

ladie 1						
Z80	Signais	and	Analyzer	Channels		

FRI, MAY 96, 1988

13:35 -DEFAULT

6593-04

Tektronix 1230/32 Channel Logic Analyzer, V3.02 (C) Tektronix, Inc. 1987, 1988 All rights reserved.

Use the MOTES key whenever information is needed, or consult the Operator's Manual.

X represents DON'I CARE condition.

OK to load setup from Personality Module? (Overwrites current setup and System Links!) Press ENTER to confirm, MERU to abort

Press ENIER to confirm, MENU to abort.

Figure 4. Initialization menu. When you turn the analyzer on with the PM402 plugged in, the Intialization menu includes a message telling you that you can now upload the disassembly setup by pressing ENIER.

6 Men Select 7 State	B Storage C Sys Settings
7 State	C Sys Settings
	[1] Share a state of the second state of th
8 Disassembly	D Printer Port
9 Timing	
Key or Avib for	cursor, then ENIER
	9 Timing Key or Avit for

Figure 5. Main menu. The Main menu always shows disassembly as a menu selection. However, you can display acquired data in disassembly format only when the PM402 is plugged in. As long as the channel groups are in the default definitions and the acquisition memory is valid, you can display valid disassembly data.

Loading Disassembly Setups. You don't have to upload the disassembly setup when you see the Initialization menu. However, if you don't, you must enter the disassembly setup manually or reset the analyzer so that the PM402 can upload the disassembly setup for you. You can reset the analyzer by pressing NOTES and ENTER firmly at the same time.

# **Using Probes**

The Z80 disassembly probe must always be plugged into slots A and B on the analyzer front panel. If you have a 1225 or 1230 Logic Analyzer, you can use slots C and D for acquisition probes.

You don't have to unplug an acquisition probe to use the disassembly probe. If you want to use an acquisition probe but not the disassembly probe, you don't have to unplug the disassembly probe. You can always run the trigger specification on either timebase.

The probe in slot A must always be connected to the clock in your SUT. If the probe in slot A is not connected to your SUT clock, the analyzer won't trigger when you press START. If you're using more than one probe and the probes are linked synchronously, each probe must be connected to the same clock point in your SUT.

# Using the Menus and Cursor

The PM402 is controlled by selections you make in the analyzer's menus. You can always call up the Main menu by pressing MENU.

You don't have to specify the Z80 when you select disassembly information from the Main menu. The analyzer looks at the probe inputs to find out that the Z80 probe is connected. For more information about using the menus and cursor, refer to your logic analyzer operator's manual.

## **Online Help**

At the bottom of the disassembly screen, a one-line help message tells you which keys to press for disassembly functions. If you need more help, press NOTES. The analyzer then displays in-depth information about Z80 disassembly, including the disassembler's software version number. You can press MENU at any time to exit the help and return to the previous display.

# SETTING UP TO ACQUIRE DATA

This discussion shows you how the PM402 sets up the analyzer for Z80 disassembly. The setups shown here are for an analyzer with 32 channels. Example 1, later in this manual, shows a data acquisition using this 32-channel default setup.

A setup is a set of parameters that describes the current analyzer configuration for data acquisition and storage. For example, the setup includes information about probe links, acquisition rates, glitch capture, threshold voltage, and Z80 trigger conditions.

## Timebase

The acquisition timebase, probe links, glitch capture, and threshold voltage for Z80 disassembly are shown in Figure 6. If you're using a 1230, the PM402 uses the synchronous clock rate of your SUT. If you're using a 1220 or 1225, the PM402 is set up for synchronous acquisition at 100 ns.

Probes	TB	Format	Rate	Glitch	Ihre	shold
A	T1	Sync			TTL	+1.40
В					TTL	+1.40
•	Selea	ct: 9,2				

#### Figure 6. Timebase menu.

**Probe Links.** The Z80 probe is a 32-channel disassembly probe which uses probe slots A and B. For Z80 disassembly, probes A and B are linked together in the same timebase so that all disassembly is done with the same acquisition format and rate. If you're also using one or more acquisition probes, the acquisition probes are linked asynchronously in T2.

**Clocking.** The default disassembly clock format is synchronous so that you use the clock rate in your SUT as the data sampling rate. The Z80 disassembly probe automatically qualifies your SUT clock with software internal to the probe. There are no external clock qualifiers for the Z80 disassembly probe.

For the 1230, the clock rate is set by your SUT. For the 1220/1225, the clock rate is set to  $\leq 100$  ns by default. For Z80 disassembly, you must use a clock rate of  $\leq 100$  ns if you're using a 1220/1225.

**REV JUN 1988** 

**Glitch Capture.** The Z80 disassembly probe does not acquire glitches. When you turn glitch capture on, the upper eight channels are deleted from each channel group. Because the Z80 probe is a 32-channel probe, if you turned glitch capture on for disassembly, the analyzer would wait for data to appear on the missing channels. The analyzer would not be able to complete an acquisition.

# **Channel Grouping**

The PM402 sets up the analyzer's channel groups as shown in Figure 7. The Channel Grouping menu shows how the channel groups are named; for example, ADD for the address bus. The control lines are separated into two channel groups: strobe lines and interrupt lines.

FRI. MAY	96. 1	988	Ch	annel Group	ing 1	3:37	2_88
Group	Radix	Pol	TB	Channel De	finition	5	
ADD	HEX	÷	<b>T1</b>	BBBBBBBBBB 1111119994 5432199876	BBBBBBB 543219		•
DAT	HEX	٠	11	AAAAAAAA 11111199 54321998			
STB	BIN	٠	<b>T1</b>	AAAAA 90099 43219			
INT	BIN	٠	<b>T1</b>	AAA 999 765			
Probe			1	INUSED CHAN	NELS		
A				a a an an thair an th		and the second	
B		also se a estra alta,					
Cursor	(Av ()	Ed	nt r	name:ENTER	-Defa	ult G	coups: 1

Figure 7. Channel Grouping menu.

# **Trigger Conditions**

The Conditions menu lets you define data conditions which the analyzer can recognize and trigger on. When you upload the Z80 setup, the Z80 input signals are grouped to correspond to the analyzer channels as listed earlier in Table 1. The conditions listed in Table 2 show the logic states corresponding to Z80 operations.

Signal Line	ADD hex	DAT hex	STB bin	INT bin
OPC FET	XXXX	XX	01001	XX1
MEM READ	XXXX	XX	01101	XX1
MEM WRIT	XXXX	XX	01110	XX1
I/O READ	XXXX	XX	10101	XX1
I/O WRIT	XXXX	XX	10110	XX1
INT ACK	XXXX	XX	10001	XX1
RESET	0000	XX	XXXXX	XXX
NMI	XXXX	XX	XXXXX	OXX
IRQ	XXXX	XX	XXXXX	XOX
HALT	XXXX	XX	XXXXX	XXO

 Table 2

 Z80 Cycle Types and Analyzer Conditions

All signals are sampled synchronously with a Z80 machine cycle, except for  $\overline{\text{NMI}}$  (nonmaskable interrupt). An  $\overline{\text{NMI}}$  can occur anytime. If an active  $\overline{\text{NMI}}$  occurs for at least 70 ns, the  $\overline{\text{NMI}}$  signal is stored in memory. When you display disassembly information in hardware mode, the  $\overline{\text{NMI}}$  condition is then included in the listing on the screen. For example, Figure 12 shows an  $\overline{\text{NMI}}$  condition.

Figure 8 shows the Conditions and Trigger Spec menus. The trigger statement shown in the figure is for a 1230. If you're using a 1220/1225, the default trigger action is START instead of TRIG.

RI, NAY G	5, 1988	Iri	yyer Sp	ec	13:39	2_89
Level	Cond	Ition Co		HC	100	Dest
1 IF	[ 0]	PC_FET 1*	(9991)	THEN (	TRIG J	a [ FILL ]
2						
3	in en gestaget.					
		C0	NDITION	S		
Symbo I	ADD 1 hex 1	MAT SIB	INT bin			
OPC_FET :	XXXXX X	CX 91991	XXI			
MEN_READ:	XXXXX	X 91191	XXI			
MEN_MRIT:	XXXXX 3	CX 91119	XXI			
A E	dit Sy	abol: DAT	ER			
₩ 1	indow I indow 1	Down: C				
Menu: MENU	Reti	IPN : MENU	twice	New: M	ENU, the	en Hex Key

Figure 8. Conditions and Trigger Spec menus. The default condition window is large enough to show three of the defined conditions. Table 2 lists all signals/conditions defined for the Z80 probe. The default trigger statement is an if-then statement with the first condition, OPC FET, as the trigger condition. For the 1230, the trigger action is TRIG. For the 1220/1225, the trigger action is START.

# **Trigger Specification**

The default trigger statement is an if-then statement. At initialization, the analyzer is set to trigger and fill when the condition OPC FET occurs. Figure 8 shows the Trigger Spec menu along with the Conditions menu.

# **Run Control**

When you initialize the analyzer the Run Control menu is set up as shown in Figure 9. The default display for acquired data is a disassembly display. The trigger position is set at memory location 1024, and the analyzer looks for the trigger after the pretrigger memory is full. The Run Control menu also sets the memory-compare mode to Manual and tells you that the default channel mask for comparing memories is OPC FET, which is also the default trigger condition. A window (or viewport) at the bottom of the screen lists the value for OPC FET. Remember that channels set to X (don't care) are masked, or not compared, during a memory comparison.

FRI, MAY 06, 1988	Ru	n Control	13:3	9 2_1	99
Update Memory : Trigger Position:		Display:	[Disass	embly]	21
Look for Trigger:	[After	Pre-Trigger	Henory	Fulll	67
Compare :	[Manua]	13			
Conpare Menory 1	to Nenos	Ny: [2]			

Compare Use Cha	Hen I	locati lask	ons: [ ; [	9999] to [1792] OPC_FET ]	1
Display	Data	at le	ast: [	5] seconds	
	AD	) DAT	STB	INT	
Symbol	he	( hex	bin	bin	
OPC_JET	: XXX	ox xx	91991	XXI	
Cursor:		s	elect:	8,2	
			en e		6593.09

Figure 9. Run Control menu.

# SETTING UP TO DISASSEMBLE CODE

Once you've set up the analyzer for disassembly, you can start to acquire and display data from your SUT. Your logic analyzer operator's manual tells how to display data in state and timing formats. This discussion shows you how to display disassembled Z80 data, which you can do only when the PM402 is connected to the analyzer.

Regardless of how you set up timebases and channel groups, the Z80 disassembly probe will display disassembly data for your SUT. As long as the acquisition memory is valid and the channel groups are set to the default Z80 setup definitions, the disassembly display is also valid.

**Disassembly Mnemonics**. The PM402 lets you display acquired data in disassembly mnemonics. Disassembly mnemonics are assembly-language instructions that have been disassembled from a machine language program. For example, Z80 disassembly mnemonics include RET, OR, NOP, CALL, JP, and DEC. An actual disassembly line might read DEC DE, which means 'decrement the DE register pair.' Figure 10 shows an example of disassembly mnemonics.

FRI, M	AY 96,	1988	Disa	sm: Memor	y 1	13 49	2_89
Loc	Addr	Data	288 Dis	assembly	Oper	ation	Status
2945	2944	A6			MEN	READ	
2946	294B	28			MEN	READ	
2047	2846	1B	DEC	DE	OPC	READ	
-0000-	-0000		NOP			?	
9991	2009	ä	JP	NZ. 2946	OPC	READ	
9992	2004	86			NEN	READ	
8993	200 R	28			NEN	READ	
9004	2006	18	DEC	DE	OPC	READ	
0005	2867	70	LD	A.D	OPC	READ	
9006	2008	RI	OR	F	OPC	READ	
9007	2009	3	.IP	NZ. 2946	OPC	RFAD	
8009	2900	66			NEN	READ	
0000	296 B	29			NEN	READ	
0010	2846	IR	DEC	DF	OPC	READ	
0011	2967	70	1.0	A.D	OPC	READ	
0012	2008	R	OR	F	OPC	READ	
0013	2009	3	IP	N7. 2806	OPC	READ	
001A	2966	46		1.27 2.0110	NEW	READ	
9915	294B	29			NEN	READ	
Func:	F	Scroll	: <b>*</b> ^	Cursor: «	ı⊳ J	ump:	ENTER
							6593-

Figure 10. Disassembly mnemonics in hardware mode. In this hardware disassembly display, the cursor marks the beginning of memory. The blank line separates the beginning and end of memory. The question marks indicate an invalid opcode. Figure 11, later in this manual, shows a software display that corresponds to this figure.

Invalid Opcodes. If the analyzer finds an invalid opcode, the analyzer puts a question mark in the operation column. An invalid opcode occurs when the analyzer doesn't have enough information to completely disassemble the instruction. Figure 10 shows an invalid opcode occurring at the beginning of memory.

Searching for Events. Searching for events in the Disassembly menu works the same as searching for events in the State Table. Press 0 or 2 to cycle through the available conditions (including the beginning and end of acquisition and the trigger event). Press 1 to do the search.

When the analyzer finds the search event, it redraws the disassembly screen so that the cursor is in the middle of the screen on the search event. If you searched for an event that did not occur, the analyzer displays the message Not Found. One of the menu bars at the bottom of the screen lists the current search event. For more information about searching, refer to your logic analyzer operator's manual.

The analyzer can display and search for opcode fetches in software mode. However, since memory reads and writes are suppressed in software mode, the analyzer cannot display those instructions if you try to search for them. If you're using software mode and search for an event that is not an opcode fetch, the analyzer displays the instruction where the previous search event occurred instead.

**Displaying in Hardware or Software Mode.** With the Z80 disassembly probe attached, you can display disassembled data in hardware or software mode. In hardware display mode, the analyzer shows all bus operations and displays every acquired cycle. In software display mode, the analyzer shows only instructions; reads and writes are suppressed so that the display looks like an assembly listing. You can toggle between display modes by pressing DON'T CARE.

# Using the Hardware Display Mode

For disassembly displays in hardware mode, the analyzer displays each sample location with address and data from the Z80 bus cycle. Disassembled instructions are displayed at the beginning of each valid machine cycle. Figure 10, earlier in this discussion, shows a hardware disassembly display.

**REV JUN 1988** 

In the displays, the Loc column shows memory locations. The Addr column shows the address, while the Data column displays acquired data. When the PM402 recognizes the beginning of an instruction, the analyzer disassembles that instruction and displays it in the middle column.

The Operation column displays the decoded cycle types  $\overline{\text{MREQ}}$ ,  $\overline{\text{IORQ}}$ , and  $\overline{\text{M1}}$  as bus operations OPC, MEM, INT, and I/O. This column also displays valid  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  cycles. Applicable bus operations are displayed in the order they occur; for example, an OPC READ and then a MEM WRITE.

The last column displays the status of interrupt lines. In the Status and Operation columns, the interrupt with the highest priority is listed. For example, if an  $\overline{\text{NMI}}$  and  $\overline{\text{HALT}}$  occur at the same time, the  $\overline{\text{NMI}}$  signal is listed in the display. Table 3 lists interrupt priorities.

Active Line	Description
NMI	Nonmaskable interrupt
INT	Interrupt
HALT	Halt

Table 3 Active Interrupt Priorities

Pressing DON'T CARE while in the hardware display mode toggles the disassembly screen to the software display mode, and vice versa.

## Using the Software Display Mode

The software display mode is useful because it displays only instructions – memory reads and writes are suppressed. The display resembles an assembly or program listing because it shows only one opcode fetch per line and each line must be the start of an instruction sequence. Because of this, the locations displayed are not contiguous. Figure 11 shows a software disassembly display.

RI,	MAY 96,	1988	Disasm.	Memory 1	13 41	2_88
Loc	Addr	Data	280 Di	sassembly	Oper	ation
2943	2948	83	OR	E		
2944	20A9	C2A628	JP	NZ, 2946		
2947	2046	18	DEC	DE		
9996	- 0000					
1990	20A9	C2A629	JP	NZ, 2946		
0004	20A6	18	DEC	DE		
0005	5 29A7	7A	LD	A,D		
9996	20A8	13	OR	E		
9997	20A9	C24628	JP	NZ, 2946		
0016	20A6	1B	DEC	DE		
0011	2947	7A	LD	A,D		
0012	2948	13	OR	E		
0013	2849	C2A629	JP	NZ, 2946		
0016	2946	18	DEC	DE		
0017	2047	7A	LD	A,D		
0018	2048	13	OR	E		
0019	2049	C24628	JP	NZ, 2046		
0022	2046	18	DEC	DE		
0023	20A7	78	LD	A, D		
Func		croll	Rate: "7,8	[14] No.	le: X IS	oftware

Figure 11. Software disassembly display. This display corresponds to the hardware disassembly shown in Figure 10. Press DON'T CARE to toggle from software to hardware display mode.

The Data column displays bytes that make up the opcode and also displays any data fetches for the instruction. The Operation column lists the bus operations for the instruction sequence. For each instruction cycle, the analyzer uses the Operation column to tell you the memory address and I/O activity for that cycle. In this column, the address is displayed on the left of the equals sign; data is displayed on the right. Figure 13 under *Examples* shows address and data information.

Searching for Events. You can search for events in the software disassembly display the same as you search for events in the State Table. However, because memory reads and writes are suppressed, if you search for an event that occurs on a memory read or write cycle, the analyzer searches instead for the previous fetch, displaying that instruction on the screen. To search for a memory read or write, press DON'T CARE to toggle to hardware mode, select the search event, and then press 1 to search.

When you press DON'T CARE to switch display modes, the analyzer goes through memory to find the opcode fetch closest to the cursor position. When it finds the opcode fetch, the analyzer displays the disassembly in software mode with the cursor in the middle of the screen. If it can't find an opcode fetch, the analyzer returns to hardware mode:

# **EXAMPLES**

These three examples show you how to acquire data for disassembly, display the data in hardware and software mode, and cross-trigger the disassembly probe from a different timebase (using an acquisition probe).

The first example uses the default setup for a simple acquisition. In the second example, you define specific conditions on which you want to trigger. The third example uses 48 channels to cross-trigger the Z80 disassembly probe from the timebase used by an acquistion probe.

## Example 1. A Simple Acquisition

This example uses the default Z80 setup uploaded when you connected the analyzer to an SUT and initialized the analyzer. This example shows you how to:

- acquire and disassemble data
- jump to a specific location
- search for a particular event
- toggle between display modes.

Follow these steps to make a simple acquisition and begin manipulating data.

- 1. Make sure the analyzer is connected to your SUT and the analyzer is initialized with the default disassembly setup.
- Press START to acquire data. The Acquisition Process screen is displayed, telling you the status of the acquisition. When the acquisition is complete, the analyzer stops and displays the data in a timing diagram since that is the default data format.

- Press MENU, then 8 to call up the Disassembly menu and display the acquired data in disassembly format. Figure 12 shows the hardware display mode for the disassembly data.
- 4. Press DONT CARE to toggle to software display mode. When you switch disassembly modes, the analyzer goes through memory to find the opcode fetch closest to the cursor. If it can't find an opcode fetch, it will return to hardware mode. Figure 13 shows the corresponding software display mode.
- 5. Press ENTER to tell the analyzer you want to enter a new location to be displayed, then enter 0000 to jump to the beginning of memory. As you finish entering the digits, the analyzer jumps to the selected memory address and displays the new information.
- Press 0 or 2 to cycle through available search functions till you choose the trigger for the search event.
- 7. Press 1 to search for the trigger. Figures 12 and 13 show the trigger event in hardware and software modes.

The scroll rate, jump, and search features for disassembly displays work the same as they do in the State Table. For more information about these features, refer to your logic analyzer operator's manual.

Loc         Addr         Data         288         Disassembly         Operation         Status           1014         3067         96         MEM         READ         1015         3068         8B         MEM         READ           1015         3068         8B         MEM         READ         1017         3069         8B         MEM         READ           1017         3069         B8         MEM         READ         1018         3064         21         MEM         READ           1019         3064         21         MEM         READ         1022         3069         8B         MEM         READ           1021         21B9         23         MEM         READ         1022         3069         BB         MEM         READ           1022         3069         BB         MEM         NRITE         1023         3069         BB         MEM         NRITE           1023         3069         BB         MEM         NRITE         1026         3067         96         MEM         MEM         NRITE           1025         3068         BB         MEM         MRITE         1027         2024         3E         LD	FRI,	MAY 96,	1988	D15	asm:	Memory	1	13 50	2 2_89
1014       3067       96       MEM       READ         1015       3068       8B       MEM       READ         1016       2088       C9       RET       OPC       READ         1017       3069       B8       MEM       READ         1017       3069       B8       MEM       READ         1019       306A       21       MEM       READ         1019       21B8       CD       CALL       2023       OPC       READ         1020       21B9       23       MEM       READ       1022       3069       BB       MEM       READ         1021       21B4       20       MEM       READ       1022       3069       BB       MEM       NET       READ         1022       3069       BB       MEM       MRITE       1023       3069       BB       MEM       NRITE         1023       3069       BB       MEM       MRITE       1026       3067       96       MEM       MEM       NRITE         1026       3067       96       MEM       MEM       MRITE       1027       2024       3E       LD       A, 03       OPC       READ <td>Loc</td> <td>Addr</td> <td>Data 2</td> <td>289 Di</td> <td>sasse</td> <td>mbly</td> <td>Oper</td> <td>nation</td> <td>Status</td>	Loc	Addr	Data 2	289 Di	sasse	mbly	Oper	nation	Status
1015       3068       8 B       MEN       READ         1016       2088       C9       RET       OPC       READ         1017       3069       B8       MEN       READ         1017       3069       B8       MEN       READ         1017       3064       21       MEN       READ         1018       3064       21       MEN       READ         1019       2188       CD       CALL       2023       OPC       READ         1020       2189       23       MEN       READ       NEN       READ         1021       2184       20       MEN       READ       NEN       READ         1022       3064       21       MEN       READ       NEN       READ         1022       3069       BB       MEN       MEN       READ         1023       3069       BB       MEN       MRI TE         1026       3067       96       MEN       MEN       MRI TE         1027       2024       3E       LD       A, 03       OPC       READ         1028       2027       03       OUT       (80), A       OPC       READ	1014	3967	96				MEN	READ	
1016       2088       C9       RET       OPC       READ         1017       3065       B8       MEN       READ         1018       306A       21       MEN       READ         1019       21B8       CD       CALL       2023       OPC       READ         1020       21B9       23       MEN       READ       1022       306A       21         1021       21BA       20       MEN       READ       1022       306A       21       MEN       READ         1022       306A       21       MEN       MEN       READ       1022       306A       21       MEN       MEN       READ         1022       306A       21       MEN       MEN       MEN       READ         1023       3069       BB       MEN       MEN       MEN       READ         1023       3068       8B       MEN       MEN       MEN       READ         1026       3067       96       MEN       MEN       MEN       READ         1026       2027       90       MEN       MEN       READ         1028       2027       80       MEN       READ       MEN <td>1015</td> <td>3968</td> <td>8B</td> <td></td> <td></td> <td></td> <td>MEN</td> <td>READ</td> <td></td>	1015	3968	8B				MEN	READ	
1917       3969       B8       MEN       READ         1918       396A       21       MEN       READ         1919       2188       CD       CALL       2023       OPC       READ         1920       2189       23       MEN       READ         1921       2184       20       MEN       READ         1921       2184       20       MEN       READ         1921       2184       20       MEN       READ         1922       396A       21       MEN       READ         1922       396A       21       MEN       KRITE         1923       3069       BB       MEN       KRITE         1923       3069       8B       MEN       KRITE         1925       3968       8B       MEN       KRITE         1926       3967       96       MEN       KRITE         1926       3967       96       MEN       KRITE         1926       2925       93       MEN       KEAD         1929       2926       0UT       (80)       A       OPC         1930       2927       89       MEN       MEN <td< td=""><td>1016</td><td>2988</td><td>C9 1</td><td>RET</td><td></td><td></td><td>OPC</td><td>READ</td><td></td></td<>	1016	2988	C9 1	RET			OPC	READ	
1018       306A       21       MEN       READ         1019       2188       CD       CALL       2023       OPC       READ         1020       2189       23       MEN       READ         1021       2184       20       MEN       READ         1022       306A       21       MEN       READ         1023       3069       BB       MEN       MRITE         1025       3068       8B       MEN       MRITE         1026       3067       96       MEN       MRITE         1026       3067       96       MEN       MEN       MRITE         1026       2025       03       OUT       (80), A       OPC       READ         1028       2027       80       MEN       MEN       READ         1031       0380       03       1/0       MEN       READ         1033       2029       21       MEN       READ	1917	3969	B8				NEN	READ	
1019       2188 CD       CALL       2023       OPC READ         1020       2189       23       MDN READ         1021       2184 20       MDN READ         1022       3064 21       MDN READ         1023       3069 BB       MDN KRITE         1025       3068 8B       MDN KRITE         1026       2023 F5       PUSH       AF         1027       2024 3E       LD       A, 03       OPC READ         1028       2025 03       MUT       (80), A       OPC READ         1029       2026 03       OUT       (80), A       OPC READ         1030       2027 80       I/O       MEM READ       I/O KRITE         1031       0380       03       I/O       KRAD         1033       2029 21       MEM READ       I/O KRITE	1018	396A	21				NEN	READ	
1020     21 B9     23     NEN     READ       1021     21 BA     20     NEN     READ       1022     306A     21     NEN     READ       1023     3069     BB     NEN     NEN     NEI       1023     3069     BB     NEN     NEI     NEI       1025     3068     8B     NEN     NEI     NEI       1026     3067     96     NEN     NEI     NEI       1027     2024     3E     LD     A, 03     OPC     READ       1028     2025     03     MEN     READ     NEN     READ       1029     2026     D3     OUT     (80), A     OPC     READ       1031     0380     03     I/0     NEN     READ       1032     2028     3E     LD     A, 21     OPC     READ       1033     2029     21     NEN     READ	1015	2188	CD (	CALL	282	3	OPC	READ	
1021     21BA     20     MEN     READ       1022     306A     21     MEN     HRITE       1023     3069     BB     MEN     HRITE       1023     3069     BB     MEN     HRITE       1025     3068     8B     MEN     HRITE       1026     3067     96     MEN     HRITE       1026     3067     96     MEN     HRITE       1027     2024     3E     LD     A, 03     OPC       1029     2025     03     MEN     READ       1029     2026     D3     OUT     (80), A     OPC       1030     2027     89     MEN     READ       1031     0389     03     I/o     MRITE       1032     2028     3E     LD     A, 21     OPC       1033     2029     21     MEN     READ	1926	21B9	23				NDN	READ	
1022     306A     21     MEN     HRITE       1023     3069     BB     MEN     HRITE       -[1310]     2023-F5     PUSH     AF     OPC-READ       1025     3068     8B     MEN     HRITE       1025     3068     8B     MEN     HRITE       1026     3067     96     MEN     HRITE       1027     2024     3E     LD     A, 03     OPC       1028     2025     03     MEN     READ       1029     2026     03     OUT     (80), A     OPC       1030     2027     89     MEN     READ       1031     0389     03     I/o     HRITE       1032     2028     3E     LD     A, 21     OPC       1033     2029     21     MEN     READ	1921	21 BA	29				NEN	READ	
1023         3069         BB         MEN         MRITE           -1510         -2023-F5         -PUSH         AF         OPC-READ           1025         3068         8B         MDN         MRITE           1026         3067         96         MDN         MRITE           1027         2024         3E         LD         A,03         OPC         READ           1028         2025         03         MEN         READ         1029         2026         D         NEN         READ           1030         2027         89         MEN         READ         1031         0389         03         1/0         HRITE           1032         2028         3E         LD         A,21         OPC         READ           1033         2029         21         MEN         READ         1033         2029         21	1922	396A	21				NEN	HRITE	
ISTE         2023-F5         PUSH         AF         OPC-READ           1025         3068         8B         MEN         MRITE           1026         3067         96         MEN         MRITE           1027         2024         3E         LD         A, 03         OPC         READ           1028         2025         03         MEN         READ         ISO         2025         03         MEN         READ           1029         2026         03         OUT         (80), A         OPC         READ           1030         2027         80         MEN         READ         ISO         2026         33         I/O         INTE         ISO         2027         80         MEN         READ         ISO         2027         80         MEN         READ         ISO         2028         32         I/O         HRITE         ISO         2028         32         I/O         HRITE         ISO         I/O         READ         I/O         I/	1923	3969	BB				MEN	WRITE	
1025       3068       88       MEM       MRITE         1026       3067       96       MEM       MRITE         1027       2024       3E       LD       A, 03       OPC       READ         1028       2025       03       MEM       READ       NEM       READ         1029       2026       D3       OUT       (80), A       OPC       READ         1030       2027       89       MEM       NEM       READ         1031       0380       03       I/O       NRITE         1032       2028       3E       LD       A, 21       OPC       READ         1033       2029       21       MEM       READ	TRIC	-2823	-13	PUSH-	-AF-		-OPC-	READ	
1026         3067         96         MEN         MRITE           1027         2024         3E         LD         A, 03         OPC READ           1028         2025         03         MEN         READ           1029         2026         D3         OUT         (80), A         OPC READ           1030         2027         89         MEN         READ           1031         0389         03         I/O KRITE           1032         2028         3E         LD         A, 21           1033         2029         21         MEN         READ	192	3968	88				NEN	HRITE	
1027         2024         3E         LD         A, 03         OPC         READ           1028         2025         03         MEN         READ         MEN         READ           1029         2026         D3         OUT         (80), A         OPC         READ           1030         2027         80         MEN         READ         MEN         READ           1031         0380         03         I/O         MRITE         MRITE           1032         2028         3E         LD         A, 21         OPC         READ           1033         2029         21         MEN         READ         MEN         READ	192	3967	96				NEN	WRITE	
1028         2025         03         MEN         READ           1029         2026         D3         OUT         (80), A         OPC         READ           1030         2027         80         MEN         READ         NEN         READ           1031         0389         03         I/O         MRITE         NRITE           1032         2028         3E         LD         A, 21         OPC         READ           1033         2029         21         MEN         READ         NEN         READ	1927	2024	3E 1	LD	A. 8	3	OPC	READ	
1829         2826         D3         OUT         (80), A         OPC         READ           1830         2927         89         MEM         READ           1831         8389         83         I/O         HRITE           1832         2928         3E         LD         A, 21         OPC         READ           1833         2829         21         MEM         READ	1921	2925	83				NEN	READ	
1030         2027         80         MEN         READ           1031         0380         03         1/0         HRITE           1032         2028         3E         LD         A, 21         OPC         READ           1033         2029         21         MEN         READ	182	2826	D3 (	TUO	(89	).A	OPC	READ	
1031 0380 03 I/O WRITE 1032 2028 3E LD A,21 OPC READ 1033 2029 21 NEW READ	193	2927	89				NEN	READ	
1032 2028 3E LD A,21 OPC READ 1033 2029 21 NEN READ	183	8389	83				1/0	WRITE	
1833 2829 21 NEN READ	193	2 2928	3E 1	LD	A.2	1	OPC	READ	
	193	3 2829	21				NEN	READ	
Func: F Search For: 0,2 (SUB1 ] Do Search:	Euno		Search	For:	8,2 (	SUB1	1	Do	Search: 1

Figure 12. Hardware disassembly display. The search event in this example is the trigger event, which occurred at memory location 1024 as specified in the Run Control menu.

FRI, M	AY 86, 1988	DISASMI	Memory 1	13 49 2 2_80
Loc	Addr Data	280 D	isassembly	Operation
8996	2989 6629	ADD	A,28	
8998	2982 FE18	CP	19	
1999	2984 C27E2	9 JP	NZ, 297E	
1003	297E 3389	OUT	(89),A	89=F9
1996	2989 6629	ADD	A.29	
1998	2082 FE19	CP	19	
1010	2084 C27E2	9 JP	NZ. 297E	
1013	2987 F1	POP	AF	3967=8B96
1916	2988 (9	RET	C. Million and	3969=21B8
1019	21 B8 CD232	CALL CALL	2923	3969=21BB
TRIG	-2823-55-	PUSH-		
1827	2924 3593	LD	A. 83	
1829	2926 D389	OUT	(89).A	89=93
1932	2928 3521	LD	A.21	
1834	292A D389	OUT	(89).4	89=21
1837	282C 3E48	LD	A. 48	
1839	292E D389	OUT	(88).A	89=48
1942	2838 3EA3	LD	A. A3	a second second
1944	2832 D388	OUT	(88).4	88=A3
1947	2834 3EC3	LD	A, C3	
Func	F Search	For: 0,2	ISUBI I	Do Search: 1
				6593-13

Figure 13. Corresponding Software disassembly. Because the search event was not a memory read or write, the software disassembly display (corresponding to the hardware display shown in Figure 12) shows the trigger event at the cursor. The Operation column shows the address (left side of equals sign) and data information for the instructions that occurred.

# Example 2: Trigger on a Subroutine

This example shows you how to acquire specific data. In this example, a subroutine is generating an  $\overline{\text{NMI}}$  signal at address 0066. You want to acquire the subroutine, then look at what happens after the subroutine to find out why it's generating the  $\overline{\text{NMI}}$ . You need to define three conditions: the beginning of the subroutine (address 2023), the end of the subroutine (address 2050), and the  $\overline{\text{NMI}}$  condition (address 0066 and Z80 interrupt value 0XX).

This example uses the default setup except for defined conditions and trigger statements. You don't need to change the timebase, channel grouping, or run-control information from

the default 32-channel setup for this example. Follow these steps to trace a subroutine and trigger on a resulting  $\overline{\text{NMI}}$  signal.

- 1. In the Conditions menu, change the NMI condition word so that the analyzer triggers on an NMI only if it occurs at the address 0066. Figure 14 shows the new NMI condition word definition: 0066 XXXX XXXXX 0XX.
- 2. Add two new conditions: SUBBEG and SUBEND.
- 3. Define SUBBEG to have a hexadecimal address of 2023 (the beginning of the subroutine)and SUBEND to have a hexadecimal address of 2050 (the end of the subroutine)Figure 14 shows the new condition words, and also shows that the values for the data and control buses of both condition words are don't cares.
- 4. In the Trigger Spec menu, define three levels of if-then trigger statements as shown in Figure 14.
- Press START. The analyzer acquires occurrences of the subroutine, filling memory when the NMI occurs. Figures 15 and 16 show the hardware and software disassembly for this example.

TRI, MAY		, 1988	Iri	yyer S	pec	15	18 2	2_80
Level		Conditi	on Co	unt	1	Action		Dest
1 1	F	( SUB	BEG ]#	(9991)	THEN	ESTR O	N) 4	[CONTIN]
2 1	F	(SUB)	ND 1+	(9991)	THEN	ESTROF	F) 8	[CONTIN]
3	F		]# C0	( 9991 ) NDI 110	THEN NS	I TRIG	1	( FILL )
Sunhal			RT2 T	INT				
• 3 • 2 • 1		hex he	x bin	bin				
SUBBEG	:	2823 XX	200000	XXX				
SUBDIO	:	2858 XX	200000	XXXX				
MMI	:	9966 XX	200000	SXX8				and Wester
•	E	lit Symb	ol: DA	ER				
**	Hi Hi	ndow Up indow Do	: F m: C					
Menu: M	ENU	Retur	n : MENU	twice	New	HENU,	ther	нех Кеу

Figure 14. Subroutine and NMI setup. The two new conditions define the beginning and end of the subroutine you're tracing. The NMI condition is changed so that the analyzer will trigger on NMI only if NMI occurs at address 0066. The three-levels of trigger statements tell the analyzer to store everything between the beginning and end of the subroutine, and trigger on the NMI.

Addr 8489	Data	288 Dis	assembly	Oper	ation	-Status
8489						
	04			110	WRITE	
204B	3E	LD	A, A9	OPC	READ	
294C	A9			MEN	READ	
294D	D3	OUT	(89),A	OPC	READ	
294E	89			MEN	READ	
8888	AB			1/0	WRITE	
294F	F1	POP	AF	OPC	READ	
3967	96			MEN	READ	
3968	8B			MEN	READ	
2959	C9	RET		OPC	READ	
-9966-	-E5-	-PUSH	-HL	-OPC	-READ-	-141
3969	21			MEN	WRITE	NUL
395F	4F			MEN	WRITE	NUL
9967	2A	LD	HL, (3829)	OPC	READ	
9968	29			NEN	READ	HT I
9969	30			HD.	READ	
3829	<b>D</b> 8			NEN	READ	
382A	21			NEN	READ	
996A	E9	JP	(HL)	OPC	READ	
2108	FS	PUSH	AF	OPC	READ	
	294C 294D 294E A989 294F 3967 3968 2956 	204C A0 204D D3 204E 80 A080 A0 204F F1 3067 96 3068 88 2050 C9 9066-E5 9066 21 305F 4F 9067 2A 9068 29 9069 30 3020 21 302A 21 906A E9 21D8 F5	294C A9 294B D3 OUT 294E 89 4989 A9 294F F1 POP 3967 96 3968 88 2959 C9 RET 9966-E5 PUSH 305F 4F 9967 2A LD 9968 29 9969 39 3029 D8 3029 D8 302A 21 996A E9 JP 21D8 F3 PUSH	294C A9 294D D3 OUT (89),A 294E 89 294F F1 POP AF 3967 96 3968 88 2959 C9 RET 	294C         A9         NLM           294D         D3         OUT         (89), A         OPC           294E         89         MEM         MEM           4089         A9         i/0         294F           294F         F1         POP         AF         OPC           3967         96         MEM         MEM           3968         88         MEM         0PC           3968         98         MEM         0PC           9966         21         MEM         0PC           3967         24         LD         HL         0PC           3969         21         MEM         0PC         0PC           3969         23         MEM         0PC         0PC           3969         39         MEM         0PC         0PC           3969         39         MEM         0PC         0PC           3962         21         MEM         0PC         0PC           3962         21         MEM         0PC         0PC           3962         21         MEM         0PC         0PC           3964         21         MEM         0PC         <	294C         A9         NEM         NEM

Figure 15. Hardware display with NMI condition. The cursor marks the search event, NMI, which occurred at address 0066 after the subroutine finished (address 2050 at analyzer memory location 1919). The hardware display mode shows each memory read and write that occurred during the subroutine.

24

FRI, M	MY 86, 198	Disasm:	Memory 1	15 11 2 2_89
Loc	Addr Data	280 D	isassembly -	Operation
1896	293F 3E48	LD	A, 48	
1898	2941 D389	OUT	(88),A	89=48
1991	2943 3E65	LD	A, 65	
1993	2945 D389	OUT	(89),A	89=65
1996	2947 3E84	LD	A,84	
1998	2949 D389	OUT	(89),A	89=84
1911	2948 3EA9	LD	A, AB	
1913	294D D389	OUT	(89),A	89=A9
1916	204F F1	POP	AF	3967=8B96
1919	2959 C9	RET		
IRIG	-9966-25-	PUSH-		
1923	9967 2A29	39 LD	HL, (3929)	3929=2108
1928	996A E9	JP	(HL)	
1929	2108 55	PUSH	AF	395D=DB8C
1932	21D9 C5	PUSH	BC	395B=991E
1935	21 DA D5	PUSH	DE	3959=93D8
1938	21DB 3E10	LD	A,19	
1949	21DD D389	OUT	(89),A	89=19
1943	21DF C629	ADD	A,29	
1945	21E1 FE10	CP	10	
Func:	F Searc	h For: 8,2	INMI J	Do Search: 1
				6593-1

Figure 16. Software display with NMI condition. You can show the search event, NMI, in software mode by pressing DON'T CARE. You can see the subroutine sequence in a more compact form in software mode since only one instruction is displayed for each bus operation.

## Example 3: Cross-Triggering

If you're using a 1225 or 1230 Logic Analyzer, you can acquire data on 16-channel acquisition probes at the same time you use the Z80 disassembly probe. You can also set the Z80 probe to trigger off the acquisition probe, or vice versa. This example shows you how to set up the Z80 probe to trigger off the acquisition probe.

**Configuration**. This example uses a 1225/1230 with 48 channels. The Z80 disassembly probe is still plugged into probe slots A and B. The 16-channel acquisition probe (P6443 or P6444) is plugged into probe slot C.

What This Example Shows. This example shows how to set up an acquisition probe to trigger on a condition, then set up the disassembly probe to automatically cross-trigger and show the acquired information in disassembly display. In this example, you want to know what will happen to your code if a particular I/O port receives a write signal from an external

device. You trigger the acquisition probe on a write from an external device to the I/O port. The analyzer then automatically cross-triggers the disassembly probe so that you can display the disassembly data for that acquisition.

Figures 17 through 20 show the setup menus for this example. The menus show how to set up the 1225/1230 with these parameters:

- Probes A and B are in T1; probe C is in T2.
- Channel group GPE is renamed to EXT and contains (for simplicity) all 16 channels from probe C.
- The trigger condition EXT I/O is defined for the external write to the I/O port.
- The trigger timebase is T2 (the acquisition probe) so that the 1225/1230 recognizes the trigger condition EXT I/O and automatically cross-triggers the disassembly probe when EXT I/O occurs.

The Steps for Cross-Triggering. Follow these steps to crosstrigger the Z80 probe off the acquisition probe and search for the trigger event in the resulting disassembly display.

- In the Timebase menu, link probes A and B in timebase T1 (separately from probe C, which should be in T2). Refer to Figure 17.
- In the Channel Grouping menu, scroll to channel group GPE and change the channel group name to EXT. Refer to Figure 18.
- In the Conditions menu, define a condition EXT I/O to the value of the WRITE signal, in this case, 15FF. Figure 17 shows the Trigger Spec menu and the value of the trigger condition EXT I/O.
- In the Trigger Spec menu, set the trigger condition to EXT I/O. Figure 19 shows the Trigger Spec menu.
- Look at the menu bar at the bottom of the Trigger Spec menu, and press D to toggle the trigger timebase to T2. Refer to Figure 19.

26

- In the Run Control menu, make sure the 1225/1230 looks for the trigger EXT I/O after the pretrigger memory is full. The default data display format should still be set to Disassembly. Refer to Figure 20.
- Press START. The 1225/1230 acquires data in both timebases, fills memory, and stops. The disassembly screen is displayed. Figure 21 shows a sample disassembly display.
- Press 0 or 2 to cycle through available search events until you select Trigger, then press 1 to locate the trigger. Figure 21 shows the trigger event in a hardware disassembly display.

Once you've made the acquisition, you can call up state, disassembly, and timing displays for the acquired data. Since you used two timebases to make the acquisition, you can toggle each display to see what happened in T2 on the acquisition probe, then what happened in T1 on the disassembly probe.

Linked Probes	TB	Format	Rate	Glitch	Ihre	shold
A	11	Sync		No	TIL	+1.40
В					TTL	+1.40
C	<b>T</b> 2	Async	گئ <b>ر 1</b>	No	TTL	+1.40
••	ielec	:t: 0,2				

Figure 17. Timebase for cross-trigger. Probes A and B (the Z80 disassembly probe) are linked in T1, and probe C (the acquisition probe) is in T2. This lets you cross-trigger the disassembly probe on the data acquired in T2.

FRI. W	AY 96. 1	988	Ch	annel Grouping	13 29	2_89_EX1
Group	Radix	Pol	TB	Channel Definit	ions	
DAT	HEX	•	T1	AAAAAAAA 111111 <b>99</b> 54321 <b>9</b> 98		
ADD	HEX	•	<b>T</b> 1	BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	8 9 9	
EXT	HEX	٠	12	CCCCCCCCCCCCCCC 1111110000000000 543210987654321	C 19 9	
INT	BIN	٠	11	AAA 990 765		
STB	BIM	٠	TI	AAAAA 99999 43219		
<b>GPH</b>	HEX					6593-18

Figure 18. Channel Grouping for cross-trigger. The analyzer screen shows only four channel groups at a time. This figure is two combined screens so you can see all six channel group definitions. The channel group shows that the fifth channel group is renamed to EXT and contains all 16 channels for the acquisition probe (timebase T2).

28

Level 1	15	Co	nditi	on C	ount								
1	IF				and the second s	100 C 100	+	ic t	100		Des	1	
			LEXI	1/0 ]	<b> +{ 99</b>	91)	THEN	t	TRIG	1 4	I	FIL	T ]
2													
3													
4													
5													
COND	1110	N: DAT	ADD	DAL	INT	STB							
Synh EXT_	ol 1/0	hex :XX	hex XXXX	hex 15FF	bin XXX	bin XXX	xx						
Cur		▶ Se	1:0,2	Inst	r:EN	TER	IriyI	B	01121	Adv	van	ced	593.

Figure 19. Conditions and Trigger Spec for cross-trigger. The trigger condition EXT I/O is defined as the value of the external WRITE signal to the I/O port. The menu bar at the bottom of the Trigger Spec screen shows that the trigger timebase is T2.

Update Nemory	: [2] Display: [Tining]							
Trigger Posit	tion: [9128] 9 🗄 2K							
Look for Trigger: [After Pre-Trigger Memory Full]								
Compare	: [Manual]							
Compare Menor	ry 2 to Henory: [2]							
Compare Hen 1	Locations: [ <b>9999</b> ] to [1792]							
Compare Men 1 Use Channel I	Locations: [ <b>9999</b> ] to [1792] Nask : [OPC_FET]							
Compare Men 1 Use Channel I Display Data	Locations: [ <b>9899</b> ] to [1792] Nask : [OPC_FET] at least: [5] seconds							
Compare Men 1 Use Channel I Display Data DAT	Locations: [0000] to [1792] Mask : [OPC_FET] at least: [5] seconds I ADD EXT INT SIB							
Compare Men 1 Use Channel I Display Data DA Symbol her	Locations: [0000] to [1792] Mask : [OPC_FET ] at least: [5] seconds T ADD EXT INT STB x hex hex bin bin your your your youry							
Compare Men 1 Use Channel I Display Data DA Symbol her OPC_FET : XX	Locations: [0000] to [1792] Nask : [OPC_FET] at least: [5] seconds I ADD EXT INT STB x hex hex bin bin XXXX XXXX XXXX XXXXX							

Figure 20. Run Control for cross-trigger. The 1225/1230 looks for the trigger after the pretrigger memory is full. When the pretrigger memory is full, the analyzer cross-triggers the disassembly probe (A and B) and fills the rest of memory. When the trigger condition EXT I/O is found, the analyzer stops and displays the acquired data in disassembly format.

30

FRI, M	AY B6	, 198	D15	asn: Menory	2	13 27	2_89_EX1
Loc	Addr	Data	280 Di	sassembly	Oper	cation	Status
8118	2908	7A	LD	A.D	OPC	READ	
0119	2909	B3	OR	E	OPC	READ	
9129	29CA	C2	JP	NZ, 29C7	OPC	READ	
9121	29CB	C7			NEN	READ	
9122	2900	28			NEN	READ	
9123	2907	18	DEC	DE	OPC	READ	
9124	2908	7A	LD	A,D	OPC	READ	
9125	2909	B3	OR	E	OPC	READ	
9126	29CA	C2	JP	NZ, 29C7	OPC	READ	
0127	20CB	3			NEN	READ	
TRIG	-2000	-22-			HEN	-READ-	
0129	2907	18	DEC	JE	OPC	READ	
0138	2908	78	LD	A, D	OPC	READ	
0131	2809	B3	OR	1	OPC	READ	
0132	29CA	a	JP	NZ, 29C7	OPC	READ	
0133	20CB	C7			NEN	READ	
9134	2900	28			MEN	READ	
0135	2907	18	DEC	JC	OPC	READ	
0136	2908	7A	LD	A, D	OPC	READ	
9137	2009	<b>B</b> 3	OR	E	OPC	READ	
Func	1	Searc	h For:	8,2 [Triyyer	1	Do	Search: 1
Second Second	and a state	A REAL PROPERTY.					6593-21

Figure 21. Hardware disassembly display. The cursor marks the location of the trigger event EXT I/O.