# Tektronix <br> COMMITTED TO EXCELLENCE 

## PLEASE CHECK FOR CHANGE INFORMATION AT THE REAR OF THIS MANUAL.

## P7001/IEEE 488 INTERFACE <br> 021-0206-00

Tektronix, Inc.
P.O. Box 500

Beaverton, Oregon 97077

Product Group 45

Serial Number $\qquad$

Copyright © 1978 Tektronix, Inc. All rights reserved. Contents of this publication may not be reproduced in any form without the written permission of Tektronix, Inc.

Products of Tektronix, Inc. and its subsidiaries are covered by U.S. and foreign patents and/or pending patents.

TEKTRONIX, TEK, SCOPE-MOBILE, and are registered trademarks of Tektronix, Inc. TELEQUIPMENT is a registered trademark of Tektronix U.K. Limited.

Printed in U.S.A. Specification and price change privileges are reserved.

## INSTRUMENT SERIAL NUMBERS

Each instrument has a serial number on a pañel insert, tag, or stamped on the chassis. The first number or letter designates the country of manufacture. The last five digits of the serial number are assigned sequentially and are unique to each instrument. Those manufactured in the United States have six unique digits. The country of manufacture is identified as follows:

| B000000 | Tektronix, Inc., Beaverton, Oregon, USA |
| :--- | :--- |
| 100000 | Tektronix Guernsey, Ltd., Channel Islands |
| 200000 | Tektronix United Kingdom, Ltd., London |
| 300000 | Sony/Tektronix, Japan |
| 700000 | Tektronix Holland, NV, Heerenveen, |
|  | The Netherlands |

# TABLE OF CONTENTS 

| SECTION | 1 | GENERAL INFORMATION |
| :--- | :--- | :--- |
| SECTION | 2 | INSTALLATION |
| SECTION | 3 | PROGRAMMING INFORMATION |

WARNING
THE FOLLOWING SERVICING INSTRUCTIONS ARE FOR USE BY QUALIFIED PERSONNEL ONLY. TO AVOID PERSONAL INJURY, DO NOT PERFORM ANY SERVICING OTHER THAN THAT CONTAINED IN OPERATING INSTRUCTIONS UNLESS YOU ARE QUALIFIED TO DO SO.

| SECTION | 4 | MAINTENANCE |
| :--- | :--- | :--- |
| SECTION | 5 | DIAGRAMS |
| SECTION | 6 | REPLACEABLE PARTS |
| APPENDIX | A | DATA SHEETS |
| APPENDIX | B | HP 9825 PROGRAMMING INFORMATION |
| APPENDIX | C | SUPPLEMENTAL INFORMATION |

## LIST OF ILLUSTRATIONS

| Figure | Description | Page |
| :---: | :--- | :---: |
| $2-1$ | Device Address Switch SW412 | $2-1$ |
| $2-2$ | Setting The P123 Strap Option | $2-2$ |
| $2-3$ | P7001/IEEE 488 Interface Insta1lation | $2-3$ |
| $2-4$ | IEEE 488 Bus Connector Pin Assignments | $2-4$ |
| $3-1$ | Data Transfer Delimiters \& Terminators | $3-5$ |
| $3-2$ | P7001 4K Memory Map | $3-8$ |
| $3-3$ | DP0 Card Address Map | $3-9$ |
| $3-4$ | Location of Readout Words and Characters |  |
| $3-5$ | (Timeslots) and Field 0 Addresses | $3-12$ |
| $3-6$ | Status Word Formats | $3-14$ |
| $4-1$ | HSA Status Register Bit Assignments | $3-15$ |
| $4-2 A$ | Basic Block Diagram | $4-2$ |
| $4-2 B$ | P7001 Bus Read Operation | $4-9$ |
| $4-3$ | P7001 Bus Write Operation | $4-9$ |
| $4-4$ | Funct Block Diag., MPU/GPIB Bd \& | $4-11$ |
|  | Component Locator | $4-12$ |

## LIST OF TABLES

| Table | Description | Page |
| ---: | :--- | :---: |
| $1-1$ | P7001/IEEE 488 Interface Capability | $1-2$ |
| $3-1$ | Setting Commands | $3-6$ |
| $3-2$ | Query Commands | $3-7$ |



Section 1
GENERAL INFORMATION

## INTRODUCTION

This manual contains both operational and maintenance information for the Tektronix P7001/IEEE 488 Interface, Tektronix Part No. 021-0206-00. This interface is used to interconnect the P7001 Processor section of a Tektronix Digital Processing Oscilloscope (DPO) with any of several Tektronix manufactured devices designed to operate in accordance with IEEE Standard 488-1975, "IEEE Standard Digital Interface for Programmable Instrumentation". The IEEE 488 Bus is commonly known as the General Purpose Interface Bus (GPIB), and may be referred to by that name.

A system configured from IEEE 488 compatible devices is limited to a maximum of 15 devices, and includes a system controller, such as a Tektronix 4051 Graphic System, as well as "talkers" and "listeners". The DPO in such a system functions as both a talker and a listener. As a talker, the DPO sends current status messages, data captured by the Acquisition Unit, and readout information to the system controller or other system listeners. As a listener, it receives commands and data from the system controller or other system devices.

## IEEE 488 INTERFACE CAPABILITY

The capabilities of the P7001/IEEE 488 Interface are defined in Table 1-1 by referencing the applicable sections of the IEEE Standard 488-1975 document.

## PHYSICAL CHARACTERISTICS

The P7001/IEEE 488 Interface is a dual card assembly designed to be installed into the interface slot of the P7001 Processor section of a DPO. All necessary operating power ( $+5,-5,+15$ and $-12 V D C$ ) is taken from the P7001 Power Supply via the P7001 Main Interface Board.

Table 1-1 P7001/IEEE 488 Interface Capability

| Interface Function | IEEE Std. 488 Section | Interface Capability |
| :---: | :---: | :---: |
| Source Handshake (SH) | 2.3 | Complete(SHI) |
| Acceptor Handshake (AH) | 2.4 | Complete(AHI) |
| Talker (T) | 2.5 | No "Talk Only" Mode(t6) |
| Listener (L) | 2.6 | No "Listen Only" Mode(L4) |
| Service Request(SR) | 2.7 | Complete (SRI) |
| Remote-Local (RL) | 2.8 | None (RLD) |
| Parallel Poll(PP) | 2.9 | None ( $P P \emptyset$ ) |
| Device Clear(DC) | 2.10 | None ( $D C \emptyset$ ) |
| Device Trigger( DT $^{\text {( }}$ | 2.11 | None ( $D T \emptyset$ ) |
| Controller(C) | 2.12 | None ( $C \varnothing$ ) |

Section 2
INSTALLATION

## INTRODUCTION

This section of the manual contains operator/user information for the Tektronix P7001/IEEE 488 Interface, used to interconnect the P7001 Processor section of a Tektronix Digital Processing Oscilloscope (DPO) with any IEEE 488 compatible device. Included are instructions for selecting the Device Address and for setting a strap option that facilitates the use of different controllers.

## INSTALLATION

The P7001/IEEE 488 Interface assembly may be installed in a P7001 Processor using the instructional steps listed on the Installation Diagram, Figure 2-3. Before the interface is installed, however, the IEEE 488 Bus Device Address and the P123 Strap Option should be set as explained in the following paragraphs.

## SELECTING DEVICE ADDRESS

Selecting the Device Address is accomplished by setting the 5-bit DIP switch, SW412 on the MPU/GPIB board (shown in Figure 2-1), to a unique binary number. For devices with talk/listen capabilities, such as the DPO, this number must be between $\varnothing \varnothing \emptyset \emptyset \emptyset$ and $\emptyset 111 \emptyset$ ( 0 to 14 decimal), inclusive.


Figure 2-1 Device Address Switch SW412

## SELECTING DEVICE ADDRESS (Continued)

Each of the five bits is set to 1 or $\emptyset$ by five corresponding rocker switches, numbered 1 on the left (Least Significant Digit) to 5 on the right (Most Significant Digit). Note that this is reversed from the order in which the numbers are read. When a rocker switch is pushed in at the top, that bit has been set to a binary 1; e.g., if the first two switches on the left are pushed in at the top and the other three are in at the bottom, the Device Address is set to $\emptyset \emptyset \emptyset 11$ (3 decimal).

When the DPO memory location button ' $D$ ' is pushed in, the Device Address that has been selected with SW412 will be displayed in the lower right-hand corner of the CRT. Note that when Device Address is elicited, any data previously stored at Channel 7 of memory 'D' (Field $\emptyset$ ) will be destroyed.

## SETTING P123 STRAP OPTION

The P123 strap option allows the interface to operate more efficiently with different controllers. A more thorough explanation of use of the strap option may be found in Section 3 of this manual. Figure 2-2 shows connector P123 set for both "Standard" operation (jumper not installed) and "Optional" operation (pin 1 jumpered to adjacent pin - pin 1 is indicated with -


Figure 2-2 Setting the P123 Strap Option

Access to the jumper is gained through a hole in the left rear of the interface housing (see Figure 2-3). To change operating modes, remove the plug from the hole and reach in with longnose pliers to re-position the jumper. To avoid loss when operating in the "Standard" mode, the jumper may be placed on pin 1 or the adjacent pin (above pin 1) with the free end extending to the left. If the DPO was energized while the jumper was re-positioned, it must now be de-energized and a "power-up" sequence performed to activate the change.


INSTALLATION/REMOVAL

1. With AC power off, insert the interface into the rear of the P7001 Processor and press in slowly until the assembly is firmly seated.
2. Tighten both interface installation screws.
3. Connect either end of the IEEE 488 bus cable (Tektronix Part No. 012-0630-01) to the interface assembly at J1 and secure with thumbscrews.
4. Prior to removal, set the $A C$ power to $0 F F$ and ensure that the interface installation screws and thumbscrews are fully disengaged.

Figure 2-3 P7001/IEEE 488 Interface Installation

IEEE 488 BUS CONNECTOR
The IEEE 488 Bus Connector is located at the rear pane 1 of the interface, as shown on Figure 2-3, and is physically attached to the MPU/GPIB Board. This 24-pin female ribbon connector has attached 16 active signal lines and 8 interlaced ground lines, and is used to interconnect the DPO with a system controller or other IEEE 488 compatible device. Figure 2-4 shows the connector pin arrangement and signal line nomenclature.

The interface also includes the mating connector and cable, Tektronix Part No. 012-0630-01 (standard 2 meter IEEE 488 cable). This connector is double-sided, with a male side to mate with the connector on the interface and a female side for connecting additional system components to the bus.


Figure 2-4 IEEE 488 Bus Connector Pin Assignments

Section 3
PROGRAMMING INFORMATION

## INTRODUCTION

This section of the manual contains operator/user information both of a general nature and for a specific type of system utilizing the Tektronix 4051 Graphic System as system controller. Included are commands and command formats used to operate the DPO under program control from any IEEE 488 compatible controller. Examples given are in the TEK 4051 BASIC language.

For non-Tektronix controllers, such as the HP-9825 and HP-9830, familiarity with the programming language of the system controller is essential. Regardless of which controller is being utilized, familiarity with the operation of the DPO, or use of the DPO Operators Manual will be useful, as will an understanding of IEEE Standard 488-1975, "IEEE Standard Digital Interface for Programmable Instrumentation".

In addition, for non-Tektronix controllers, the paragraph entitled "Strap Option" in this section of the manual, and the corresponding instructions in Section 2 for setting the strap option, must be read and understood. Additional information on use with the HP-9825 is contained in Appendix II at the rear of this manual.

GENERAL INFORMATION
The P7001/IEEE 488 Interface can be used to interconnect any IEEE 488 compatible device with the P7001 bus of a Tektronix Digital Processing Oscilloscope (DPO). There are three different types of devices on the IEEE 488 bus; "controllers", "talkers", and "listeners". IEEE Standard 488-1975 allows specific listeners and talkers to be selected and de-selected independently. The responsibility of the controller is to designate which system connected instruments are to listen or to talk. The DPO in such a system functions as both a talker and a listener. As a talker, it sends data captured by the DPO (i.e., waveforms), current status messages, and graticule readout information to the bus. As a listener, the DPO receives data (waveforms), commands, and internal memory addresses from the bus.

## OPERATING INSTRUCTIONS

Most of the operating instructions included here are specifically for use with a TEK 4051 Graphic System as system controller. Operating instructions for other IEEE 488 controllers may be inferred from a comparison of the instructions included here and those for the controller utilized. An appendix to this manual gives operating examples for the HP-9825 controller.

## Power On/Initialization

When a DPO goes through the power-on transition, it automatically generates (through the interface) an interrupt request (SRQ) signal on the IEEE 488 bus. This condition may be cleared and the nature and source of the interrupt determined by programming the controller to take a serial status poll, as shown in a subsequent paragraph entitled "Servicing Interrupts with the TEK 4051".

## P7001/IEEE Inferface

## Power On/Initialization (Continued)

If no interrupt handling instructions are included in the program, or for some other reason the controller does not service the interrupt, the interface must be cleared. This can be accomplished by using the "DCLぬ" command explained later in this section.

## Status Word

The DPO Status Word is used to indicate to the controller the reason for a DPO interrupt request (SRQ), or may be solicited with a POLL statement. When no SRQ has been generated, the interface will respond with one of the following decimal status words:

$$
\begin{aligned}
\text { Status Word } & =\emptyset \\
& =16
\end{aligned}
$$

Meaning: Interface idle (Both cases return decimal

When the DPO issues an interrupt, its interface asserts the SRQ signal line on the IEEE 488 bus. The system controller should be programmed to conduct a status poll in order to release the SRQ. The interface will respond with one of the following decimal status words (the DPO will issue an interrupt request for each of these conditions):

```
Status Word = 81 Meaning: DP0 powered up.
    = \(82 \quad\) DPO was hung but has self-corrected.
    = 83 : DPO PROGRAM CALL button pushed.
    \(=84 \quad:\) DPO Single Sweep completed.
    \(=85 \quad:\) HSA aborted (if HSA is installed).
    \(>10 \emptyset \quad:\) Error has occurred (see following para-
    graph entitled "Error Messages").
```


## Error Messages

Four different error conditions may exist for the DPO; each will be indicated to the system controller by an SRQ. A status poll conducted after receipt of the SRQ will result in one of the following decimal status words:

Status Word = 113 Meaning: Communication Error - the data input is meaningless or impossible to implement. If the data will affect the DPO operation, the error is not a communication error. Examples include parity errors, unintelligible commands, or syntax errors.
$=114$
$=115$
$=112$
: Programming Error - intelligible commands have been received which involve out of range parameters. The DPO attempts to carry out the assigned operation but finds it impossible to complete. Examples include overflowing DPO data size, and invalid addressing of the DPO internal memory.
: Internal Error - an Interface or P7001 hardware error has occurred. This may mean a permanent hardware malfunction or a transient condition.
: Other Error - the DPO has discovered an error which is none of the previously described cases.

Servicing Interrupts with the TEK 4051
When the DPO issues an interrupt service request (SRQ) through the interface, the 4051 is normally programmed to finish executing the current statement, then transfer to an interrupt handling routine, as shown in the following example:

| 100 | ON SRQ THEN $5 \emptyset \emptyset$ |
| :---: | :---: |
|  |  |
| 500 | POLL N,M;4;5;1 |
| 510 | PRINT N,M |
| 520 | GOTO N OF 6ПП,7øø,8øø |
| -- |  |
| --- | IF M=83 THEN 4ØØØ |
| 810 | IF M=84 THEN 5¢Ø¢ |
| 829 | RETURN |
| ---- |  |
| 4000 | (service routine for DPO Front Panel PROGRAM CALL buttons) |
| 4290 | RETURN |
| 5090 | (service routine for DP0 Single Sweep) |
| $519 \emptyset$ | RETURN |

In the foregoing example, line $1 \emptyset \emptyset$ enables the 4051 to respond to an SRQ condition; the program then executes in normal sequential order. When the DPO (or any other peripheral device) signals an SRQ, the 4051 finishes the present statement, then transfers to the POLL statement at line 5 $5 \emptyset$. The POLL statement contains the two numeric variables N and M as parameters followed by device addresses $4 ; 5 ; 1$. As the 4051 executes the POLL statement, it first addresses device number 4 to see if it is requesting service. Assuming the DPO has been assigned device address 1 , the 4051 will continue to poll devices in the order shown until it reaches device 1. When the 4051 finds that device 1 issued the SRQ, it assigns the number 3 to variable $N$ in the POLL statement, because device 1 is the third device on the list.

The DPO returns a decimal status word (previously explained) which is assigned to the variable $M$. Line $51 \emptyset$ causes $N$ and $M$ to be printed on the 4051 screen. Line $52 \emptyset$ sends the program to $N$, or the third ( $8 \emptyset \emptyset$ ) line number in the list $6 \emptyset \emptyset, 7 \emptyset \emptyset, 8 \emptyset \emptyset$. In line $8 \emptyset \emptyset$, if the status word (M) is 83 the program moves to line $4 \emptyset \emptyset \emptyset$, which begins a service routine for the DPO PROGRAM CALL buttons. Line $81 \emptyset$ performs the same function for status word 84.

If the 4051 does not have the DPO's device address in its program (listed in the POLL statement) when an SRQ is received, processing will halt and the 4051 will "hang" pending further instructions. At this point, the operator should find the line containing the POLL statement and re-enter the statement so that the list of devices to be polled includes the DPO. Subsequent status polls will then recognize the address.

NOTE
This condition will not occur when using the HP-9825 as system controller, because it will time out and resume processing if unable to identify a device.

Servicing Interrupts with the TEK 4051 (Continued)
If the TEK 4051 is being used as system controller but is idle, or does not have interrupt handling instructions in its program, the following error message will be printed on the screen when an SRQ is received:

NO SRQ ON UNIT - MESSAGE NUMBER 43
To clear this condition, the operator should enter the following statement in the immediate mode (no line number):

POLL N,M;(DPO Device Address)

## Strap Option

The IEEE 488-1975 standard is a hardware standard. As such, its main purpose is to confirm the electrical characteristics of the interface bus and the handshake procedures, addressable messages, unaddressable messages, and universal messages. It does not specify the delimiters and terminators that pass through the bus together with the data and command information. A strap option is provided to allow the user to set the interface to send or accept different kinds of delimiters and terminators.

Implementation of the strap option is described and illustrated in Section 2 of this manual. The option provides two operating modes, "Standard" operation and "Optional" operation. Standard operation is defined as between the DPO and a Tektronix controller, such as the TEK 4051. Optional operation should be used with Hewlett-Packard controllers, such as the HP9825, to speed up transfer time, use less core, and ease programming.

Delimiters and terminators used for Standard data transfers are as follows:

Accepts into DPO: delimiters "," or "b" or "CR" or "LF" or any combination.
: terminators - any character with EOI asserted.
Sends to controller: delimiter ","
: terminator - the sequence of "CR", then "LF" with EOI asserted.

Delimiters and terminators used for Optional data transfers are as follows:

Accepts into DPO: delimiters - same as for Standard operation.
: terminators - "LF" without EOI asserted, or any character with EOI asserted.
Sends to controller: delimiter and terminator - same as standard operation.
The characters used above and their ASCII decimal equivalents are as follows (the complete ASCII code chart is included as a supplement to this manual):

```
"," = comma (ASCII 44)
"CR" = CARRIAGE RETURN (ASCII 13)
"LF" = LINE FEED (ASCII 10)
    "म" = space (ASCII 32)
EOI = End Or Identify (IEEE 488 bus management signal).
```

Use of the delimiters and terminators is illustrated in Figure 3-1, which shows the last four elements of a data (waveform) transfer from the DPO to the controller. The strap option is set for "Standard".


Figure 3-1 Data Transfer Delimiters and Terminators

## COMMAND FORMAT

The general command format (the sequence in which commands occur) is as follows: (MTA or MLA)(DAB).

Where: MTA (My Talk Address) and MLA (My Listen Address) are the primary addresses used to command the DPO to transmit data (talk) or receive data (listen), respectively. MTA and MLA are identical to the I/O Address referred to in the TEK 4051 manual, and may collectively be referred to as Hardware Unit Number (HUN) or Device Address. Instructions for setting this address are in Section 2 of this manual.

DAB (Command Data Bytes) consist of three data bytes of ASCII characters followed by either a question mark or a blank space (both also ASCII).

NOTE
The Secondary Address (MSA) described in the IEEE 488-1975 standard is not applicable to this interface.

Depending on the intended operation, commands from the system controller may be received in one of three specific formats, as follows:

Write to DPO - This command format consists of the DPO's Device Address (MLA in this case), then a three character mnemonic from the Setting Commands of Table 3-1 followed by a space, then the data to be sent to the DPO [i.e., (MLA) (DABß)data].

Set DPO to be - This command format consists of the DPO Listen Address, read then a three character mnemonic from the Query Commands of Table 3-2 followed by a question mark [i.e., (MLA)(DAB?)]. This command asks the DPO a question that it (the DPO) will not be able to answer until the "Read from DPO" operation is executed.

Read from DPO - This command format consists only of the assignment of the DPO as talker, after which the requested information is sent from the DPO. The terminating characters ("CR", then "LF" with EOI asserted) are generated automatically by the interface. Before a "Read from DPO" operation can be performed, the "Set DPO to be read" operation must be executed.

Table 3-1 Setting Commands

| ADR | Address | Page: |
| :--- | :--- | :--- |
| CHL | Channe1 | $3-9$ |
| CLI | Clear (Front Pane1) Interrupt | $3-11$ |
| DAT | Data | $3-19$ |
| DCL | Device Clear | $3-10$ |
| DPA | Waveform A of DPO Memory is selected | $3-20$ |
| DPB | Waveform B of DPO Memory is selected | $3-8$ |
| DPC | Waveform C of DPO Memory is selected | $3-8$ |
| DPD | Waveform D of DPO Memory is selected | $3-8$ |
| HAV | Hardware Average (if HSA is installed) | $3-8$ |
| HIS | Histogram (if HSA is installed) | $3-18$ |
| HOL | Hold | $3-18$ |
| OCT | Octal | $3-17$ |
| SCL | Scale Factor | $3-16$ |
| SSR | Single Sweep Reset | $3-13$ |
| STO | Store | $3-17$ |
| TAB | Transfer Waveform A to Waveform B | $3-17$ |
| TAC | Transfer Waveform A to Waveform C | $3-20$ |
| TAD | Transfer Waveform A to Waveform D | $3-20$ |
| TBA | Transfer Waveform B to Waveform A | $3-20$ |
| TBC | Transfer Waveform B to Waveform C | $3-20$ |
| TBD | Transfer Waveform B to Waveform D | $3-20$ |
| TCA | Transfer Waveform C to Waveform A | $3-20$ |
| TCB | Transfer Waveform C to Waveform B | $3-20$ |
| TCD | Transfer Waveform C to Waveform D | $3-20$ |
| TDA | Transfer Waveform D to Waveform A | $3-20$ |
| TDB | Transfer Waveform D to Waveform B | $3-20$ |
| TDC | Transfer Waveform D to Waveform C | $3-20$ |
| WRD | Word | $3-20$ |
| X-Y | Set DPO to X-Y Display Mode | $3-10$ |
| Y-T | Set DPO to Y-T Display Mode | $3-18$ |
|  |  | $3-18$ |

## COMMAND DESCRIPTIONS

Commands from the IEEE 488 controller are structured in one of two ways. Setting Commands are used to transfer data to or set the status of the DPO, and are structured as a three-character mnemonic followed by a blank space, enclosed by quotation marks, such as "ADR $\not \boldsymbol{\beta}$ " (the character $\not \boldsymbol{b}$ is used to designate a blank space). The Setting Commands are shown in Table 3-1.

The Query Commands, used to transfer data or status information from the DPO to the controller, consist of a three-character mnemonic followed by a question mark, enclosed by quotation marks. Using the Address command again as an example, this would look like "ADR?". The Query Commands are shown in Table 3-2.

Table 3-2 Query Commands

| ADR? | Address | Page: |
| :--- | :--- | :---: |
| DAT? | Data | $3-9$ |
| DPA? | Send Waveform A of DPO memory | $3-9$ |
| DPB? | Send Waveform B of DPO memory | $3-9$ |
| DPC? | Send Waveform C of DPO memory | $3-9$ |
| DPD? | Send Waveform D of DP0 memory | $3-9$ |
| FPI? | Front Panel Interrupt | $3-19$ |
| OCT? | Octal | $3-16$ |
| SCL? | Scale Factor | $3-11$ |
| WRD? | Word | $3-11$ |

## DATA TRANSFER

The DPO memory contains four waveform locations, designated A, B, C and D, Each waveform is a 512-element array. The data for each element is an integer in the range $\emptyset$ to $1 \emptyset 23$ (decimal). Figure $3-2$ shows a memory map for a P7001 4K memory. At the top are four blocks labeled A, B, C and D. These blocks represent the four waveform locations in memory as selected from the DPO front pane1. Each waveform location has an address range of 512 (decimal). Waveform A, for example, is $\emptyset \emptyset \emptyset$ to 511, Waveform B is 512 to $1 \emptyset 23$, etc.

Data may be transferred to and from the DPO in three different ways, as follows:

1. Use of the DPA, DPB, DPC and DPD commands;
2. Use of the ADR and DAT commands;
3. Use of the ADR and WRD commands.


Figure 3-2 P7001 4K Memory Map

DPA, DPB, DPC and DPD Commands
The DPA, DPB, DPC and DPD commands are used to transfer 512 data words, or waveform elements, to or from DPO memory locations A, B, C and D, respectively. Data transfers from the DPO to the controller are normally performed after "Store" and "Hold" operations in the DPO. Store and Hold operations may be performed using the "STOß" and "HOLß" commands explained later, or may be executed manually from the DPO Front Panel (see DPO Operators Manual, Tektronix P/N 070-1599-00).

A single blank space after the command mnemonic, such as "DPAßb" or "DPCß" indicates a data transfer from the TEK 4051 to the DPO. The command is delimited with a semicolon. The following TEK 4051 example shows how a 512element array, Z, would be transferred from the controller to Waveform location A of a DPO with a Device Address of 1:

> PRINT @1:"DPA ";Z;

Note the use of the delimiter (;) after the Z character. This speeds up data transfer time in the 4051. If it is not used, the 4051 will send up to six spaces between each data word, depending on the number of digits of the data.

DPA, DPB, DPC AND DPD Commands (Continued)
When the command mnemonics DPA, DPB, DPC and DPD are followed by a question mark, such as "DPA?" or "DPC?", the interface is set up to allow data to be transferred from the DPO to the controller or other IEEE 488 bus listener. In the following TEK 4051 example, line $9 \emptyset$ dimensions $B$ to a 512 element array, line $1 \varnothing \emptyset$ outputs the ASCII characters "DPB?" to the bus and sets up the DPO to output the requested data, and line 110 inputs the 512 data words of the Device Address 1 (the DPO), Waveform B, into the 4051.

```
9\emptyset DIM B(512)
1\emptyset\emptyset PRINT @1:"DPB?"
11\emptyset INPUT @1:B
```


## ADR Commands

The "ADRßb" (Address) command is used to set up the DPO Address Register residing in the interface. It allows the controller to select each memory cell independently. The addressable DPO memory is from decimal $\varnothing$ to 8191. (See Figure 3-2, "P7001 4K Memory Map", and Figure 3-3, "DP0 Card Address Map"). The following TEK 4051 example shows Device Address 1, the DPO, address $256 \emptyset$ (the start of Field 1) being selected:
PRINT @1:"ADR ";256ø

Note that the argument following the command mnemonic (256Ø in the above example) may also be a numeric variable that is defined elsewhere in the program.

The "ADR?" command is used to set the DPO ready to output the current status of its address register when assigned to talk. In the following TEK 4051 example, line $1 \varnothing \emptyset$ readies the DPO to talk, and line $11 \emptyset$ assigns the DPO to talk and the controller to listen.
$1 \emptyset \emptyset$ PRINT @1:ADR?"
$11 \varnothing$ INPUT @1:P


Figure 3-3 DPO Card Address Map

## DAT Commands

The DAT (Data) commands allow 512 elements of data to be transferred to or from the DPO, with the beginning address pointed to by the DPO Address Register (set up with the "ADRß" command). After execution of these commands, the DPO Address Register is advanced by decimal 512.

In the following TEK 4051 example, line $50 \emptyset$ dimensions the array $\gamma$ to 512 elements, line $51 \emptyset$ defines $Y$, line $6 \emptyset \emptyset$ sets the Address Register of the DPO to 256, and line $61 \emptyset$ actually transfers array $Y$ from the 4051 to the DP0 (into the second half of Waveform location A and the first half of Waveform location B). After line 610, the DPO Address Register will be at 768.

```
50\emptyset DIM Y(512)
51\emptyset LET Y=1\emptyset\emptyset
60\emptyset PRINT @1:"ADR ";256
61\emptyset PRINT @1:"DAT ";Y;
```

Note the delimiter (;) after $Y$ in line 610. This is explained after the "DPAßß" command example in a previous paragraph.

In the following TEK 4051 example, line $10 \emptyset$ dimensions array $X$ to 512 elements, line 110 sets the Address Register of the DPO to 256, or the address of the beginning of the second half of Waveform A (see Figure 3-2), line $12 \emptyset$ readies the DPO to talk, and line $13 \emptyset$ transfers the 512 data words from the DPO to the controller. After completion of this sequence, array $X$ is holding the second half of Waveform $A$ and the first half of Waveform B.

```
10\emptyset DIM X(512)
11\emptyset PRINT @1:"ADR ";256
12\emptyset PRINT @1:"DAT?"
13\emptyset INPUT @1:X
```


## WRD Commands

The WRD (word) commands allow the 10 bits of a DPO data word to be transferred to or from the DPO (in decimal form). The "ADRßb" command is used to set up the DPO Address Register. After execution of either of the WRD commands, the Address Register is automatically incremented by 1. These commands can be used to transfer an array of $n$ elements to or from the DPO, where n is defined by the controller.

In the following TEK 4051 example, the array $Y$ is first dimensioned to $1 \emptyset 24$ elements in line $5 \emptyset \emptyset, Y$ is defined in line $51 \emptyset$, then line $52 \emptyset$ sets the Address Register of the DP0 to 512, or the beginning of Waveform B. Lines $53 \emptyset$ and $55 \emptyset$ perform the FOR LOOP function of the 4051 , and line $54 \emptyset$ transfers the 1ø24-element array, one word at a time, to DPO memory (Waveforms B and C).

```
\(50 \emptyset\)
    DIM Y(1024)
    LET \(Y=5 \emptyset \emptyset\)
    PRINT @1:"ADR ";512
    FOR \(N=1\) to 1024
    PRINT @1:"WRD ";Y(N)
    NEXT N
```

In the following TEK 4051 example, an array (L) is dimensioned to 128 elements in line $1 \emptyset \emptyset$ (note - a standard DPO waveform array is 512 elements, therefore this is only the first quarter of a whole waveform). In line 110, the beginning of DPO Waveform B is selected as the starting address. Line $13 \emptyset$ sets up the DPO to output the data, line $14 \emptyset$ reads the first data word of Waveform B into the controller array L, and line $15 \emptyset$ (together with line $12 \emptyset$ ) performs the FOR LOOP function.

100
110 PRINT @1:"ADR ";512
$12 \emptyset \quad$ FOR $\mathrm{I}=1$ to 128
$13 \emptyset$ PRINT @1:"WRD?"
$14 \emptyset$ INPUT @1:L(I)
150 NEXT I

## Scale Factor and Message Transfers

Below the waveform blocks in Figure 3-2 are four additional blocks designated Field $\emptyset$, Field 1, Field 2 and Field 3. These represent the four fields of data or messages that can be stored in DPO memory and displayed on the DPO's CRT or read into the controller. The default mode of display is Field $\emptyset$. Field $\emptyset$ is the only field that can display scale factors for the plug-ins directly, and is the field in which the scale factor information is stored when a waveform is stored through the use of the Front Panel buttons. Fields 1, 2 and 3 are used mainly for displaying messages.

Each field has four designated areas for Waveforms A, B, C and D, as shown on Figure 3-2. Also shown are the addresses for each of the waveforms in the four fields (e.g., waveform C of field 2 uses addresses 3328-3407).

Each waveform in a Field has 80 displayable positions. These 80 positions are grouped in 8 channels, each with 10 displayable characters. This is illustrated in Figure 3-4, "Location of Readout Words \& Characters (Timeslots) and Field $\emptyset$ Addresses". Figure $3-4$ shows the 8 channels (plug-in readout word positions) and corresponding addresses for Field $\emptyset$. The channels are shown as they appear on the CRT, numbered from left to right across the top (CH. $\emptyset-3$ ) then left to right across the bottom (CH. 4-7). Also shown are the ten characters (timeslots) for each channel.

Reading Scale Factors
Scale factors from Field $\emptyset$ may be read into the controller using the "CHL|b" command, which selects the waveform and channel of a scale factor transfer, followed by the "SCL?" command. In the following TEK 4051 example, line $1 \emptyset \emptyset$ selects Waveform B, Channel 3 of the DPO. Line $11 \emptyset$ sets up the DPO to output the selected scale factors when assigned to talk, and line $12 \emptyset$ assigns the DPO to be a talker, thus reading the selected scale factor information (Y\$) into the controller.

```
1\emptyset\emptyset PRINT @1:"CHL ";"B3"
11\emptyset PRINT @1:"SCL?"
12\emptyset INPUT @1:Y$
```



Figure 3-4 Location of Readout Words and Characters (Timeslots) and
Field $\emptyset$ Addresses

Reading Scale Factors (Continued)
Reading scale factors or messages that overlap channels requires a more complex program, such as the following TEK 4051 example:

```
10\emptyset LET B$=""
11\emptyset PRINT @1:"ADR ";2432
12\emptyset FOR I=1 to 4\emptyset
13\emptyset PRINT @1:"WRD?"
140 INPUT @1:A
15\emptyset LET A$=CHR(A)
16\emptyset LET B$=B$ & A$
17\emptyset NEXT I
18\emptyset. PRINT B$
```

In the foregoing example, line $1 \emptyset \emptyset$ initializes $B \$$, line $11 \emptyset$ selects Field $\emptyset$, Waveform D of the DPO, line $12 \emptyset$ sets up the FOR LOOP function to read in 40 characters, lines $13 \emptyset$ and $14 \emptyset$ read in one data word, then the DPO is autoincremented by 1. Line $15 \emptyset$ stores the ASCII character having the decimal number $A$ in string variable $A \$$. Line 160 concatenates these characters in B\$. Line $18 \emptyset$ prints out the actual readout ASCII character string.

## Displaying Messages

Messages can be displayed on the screen (CRT) of the DPO using the "SCLßb" command. The scale factors may be accidentally overwritten by not selecting a field of display (since Field $\emptyset$ is the default condition). Messages may be written into Fields 1, 2 or 3 for display by using a special command, "OCT反" (explained later), to set up the Readout Interface Register in the DPO. In the following TEK 4051 example, line $1 \emptyset \emptyset$ selects Field 2, Waveform D of the DPO, line $11 \emptyset$ writes the message to the designated area (up to 80 characters may be displayed at a time), and line $12 \emptyset$ selects the Readout Interface Register in the DPO. Addressing the Readout Interface Register and other DPO Registers is explained in greater detail in subsequent paragraphs. Line $13 \emptyset$ sets up the Readout Interface to display the message residing at Field 2, Waveform D.

| $1 \emptyset \emptyset$ | PRINT @1:"ADR ";3456 |
| :--- | :--- |
| $11 \emptyset$ | PRINT @1:"SCL ";"TEKTRONIX STILL MAKES THE BEST OSCILLOSCOPES" |
| $12 \emptyset$ | PRINT @1:"ADR ";7296 |
| $13 \emptyset$ | PRINT @1:"0CT ";" $941 \emptyset \emptyset "$ |

NOTE
This command does not set other registers (A/D Converter, Display Generator, Front Panel) to display Waveform D. Only the $C R T$ readout displays the Field 2, Waveform $D$ information. Therefore, the data previously stored at Waveforms $A, B, C$ and $D$ is not affected.

## DP0 Readout Characters

The set of characters that may be displayed on the DPO CRT (scale factor readout and message information) includes a portion of the 96-character ASCII Code set (the complete ASCII Code set is included as an appendix to this manual) plus some characters unique to the DPO readout. The characters available for display are: digits 0 through 9; all 26 upper case letters (upper case letter 0 shares the same character with digit 0 ); lower case letters $c$, $\mathrm{d}, \mathrm{m}, \mathrm{n}$ and p ; space; and characters $<,>, \downarrow, \Omega, \mu, \Delta, /,+,-$, and . (decimal point). All of these except $\psi, \Omega, \mu$ and $\Delta$ are standard ASCII characters.

The four unique readout characters ( $\downarrow, \Omega, \Delta$ and $\mu$ ) are transferred (in either direction) as the following ASCII character:

| Readout Character | ASCI I |
| :---: | :---: |
|  | $!$ |
| $\Omega$ | $\varrho$ |
| $\Delta$ | $=$ |
| $\mu$ | $u$ |



Figure 3-5 Status Word Formats

Controlling the DPO
There are four (five if the HSA is installed) registers which can be programmed to control the P7001 Processor of the DP0. These are: A/D Converter, residing at decimal address 7424; Readout Interface, 7296; Display Generator, 7168; Front Pane1, 7ø4Ø; and Hardware Signal Averager (if installed), 6912. Further information on the registers involved in controlling the DPO may be found in the P7001 Processor Manual (Tektronix Part No. 070-1882-00), the P7001 A/D Converter Manual (070-1809-00), the P7001 Sample \& Hold Manual (070-1810-00), the P7001 Readout Interface Manual (070-1609-00), the P7001 Display Generator Manual (070-1608-00), the P7001 Front Panel/Z-Axis Manual (070-1610-00), and the Hardware Signal Averager Manual (061-1344-00).

Status word format for the A/D Converter, Readout Interface, Display Generator and Front Panel Registers is illustrated in Figure 3-5. Figure 3-6 shows the HSA status word.

In most cases, the user does not have to learn to operate and set up these registers because the microprocessor residing in the interface takes over most of the operating procedures. However, there are some operations where it is necessary or desirable to control these registers bit by bit. In those cases, the "ADRb" command is used to select the appropriate register, then the "ОСТЉ" command, which is explained in a subsequent paragraph, is used to set up the contents of the selected register.


Figure 3-6
HSA Status Register Bit Assignments

## P7001/IEEE Interface

## OCT Commands

The OCT (Octal) commands are used to send or receive octal representations of the 16-bit Status Words in the DPO Status Register (see Figures $3-5$ and 3-6). The octal form is used to ease programming. Note that the octal numbers must be enclosed in quotation marks and treated as characters (i.e., in the form of a string literal). If not enclosed in quotation marks, the TEK 4051 will suppress the leading zero(s), which will cause the DPO to assert SRQ to the controller with a Status Word 113, indicating illegal operation. The octal representation may also be in the form of a string variable that is defined elsewhere in the program.

The DPO Address Register in the interface will not be affected after execution of the "OCTß" or "OCT?" commands. In most cases, OCT will be immediately preceded by an "ADRb" command to set the P7001 address on which OCT is intended to operate.

In the following TEK 4051 example, line $10 \emptyset$ selects address $7 \varnothing 40$ (Front Panel Status Register), and line $11 \emptyset$ sets the Front Panel Display source to P7001 Memory, Waveform A.
$1 \emptyset \emptyset$ PRINT @1:"ADR ";7ø4ø
$11 \emptyset$ PRINT @1:"OCT ";"Ø4ØØ1Ø"
The following example may be used to transfer the contents of the Front Panel Status Register to the controller. Note that in line $22 \emptyset$, the string variable A\$ is used rather that the numeric variable A. This is so the 4051 won't suppress the leading zero of the octal number.

```
\(2 \emptyset \emptyset\) PRINT @1:"ADR ";7ø4Ø
21Ø PRINT @1:"OCT?"
22ø INPUT @1:A\$
```

The "STOßb" (Store) command is used to place the DPO in the Store mode, and consists of the command mnemonic followed by a one, two, three or four character string representing the DPO channels to be placed in the Store mode. The argument following the command mnemonic can be A, B, C or D or any combination in any order, as long as all adjacent characters are delimited with a comma (e.g., "A,C,D" or "D,C,A,B").

The "HOLß" command puts the selected DPO channels in the Hold mode, and follows the same rules as the "STOß" command for delimiters in the character string.

The "STOb" and "HOLbb" commands are used together to program the DPO to capture 1 to 4 input signals through the Vertical Amplifier and Time Base plug-ins. In the following TEK 4051 example, line $10 \emptyset$ sets Channels $A$ and B of the DPO to Store mode, lines $11 \emptyset$ and $12 \emptyset$ create a time delay to permit acquisition of a full waveform, and line $13 \emptyset$ sets Channels $A$ and $B$ to the Hold mode.

| $1 \emptyset \emptyset$ | PRINT @1:"STO ";"A,B" |
| :--- | :--- |
| $11 \emptyset$ | FOR I=1 to 20 |
| $12 \emptyset$ | NEXT I |
| $13 \emptyset$ | PRINT @1:"HOL ";"A,B" |

Note that the time delay required in lines 110 and $12 \emptyset$ of the preceding example depends on the repetition rate of the input signal and the sweep speed at which the DPO is operating. A more detailed discussion of this, along with a graph showing digitizing time for various combinations of sweep speed and input signal repetition rates, may be found in the DPO Operators Manual (Tektronix Part No. 070-1599-00) starting on page 2-2 under the heading "SAMPLE \& HOLD and A-D CONVERTER". Each 4051 FOR LOOP step uses approximately 4.5 milliseconds. Therefore, lines $11 \emptyset$ and $12 \emptyset$ in the above example insert approximately 90 milliseconds of delay into the program.

## SSR Command

The "SSRb" (Single-Sweep-Reset) command can reset and arm the DPO triggering functions so that from one to four waveforms of single-shot events can be captured if the Time Base plug-ins are set up correctly. The command mnemonic is followed by a a one, two, three or four character string enclosed in quotation marks, as in the "STOßb" and "HOL|b" commands. Once again, a comma must serve as delimiter between characters.

In the following TEK 4051 example, after the programmed number of singleevent waveforms (four in this example) have been captured, the DPO asserts the SRQ line to tell the controller that it has something to report. The controller should then be programmed to conduct a poll to determine the origin and nature of the SRQ. The DPO will send a status word of 84 decimal to indicate the single-sweep operation is complete.
$1 \varnothing \varnothing$ INIT
$11 \varnothing$ ON SRQ THEN 2øø
$12 \emptyset$ PRINT $01:$ "SSR ";"A,B,C,D"
$13 \emptyset$ GOTO $13 \emptyset$
$2 \emptyset$ POLL N,M;1
$21 \emptyset$ IF M=84 THEN $3 \emptyset \emptyset$
$22 \emptyset$ RETURN
$30 \emptyset$
310

## P7001/IEEE Interface

## $X-Y$ and $Y-T$ Commands

The display mode of the DPO can be controlled either by addressing the Display Generator Status Register and using the "OCTß" command to set bit 13 (as explained under OCT commands), or by using the "X-Yß" and "Y-Tß" commands. If no display mode is specified, the program will default to the $Y$-T mode.

In the following TEK 4051 example, the Display Generator of the DPO is set to the Y - T mode of display (vertical input vs time).
PRINT @1:"Y-T "

In the following example, the Display Generator is set to the $\mathrm{X}-\mathrm{Y}$ mode of display (horizontal input vs vertical input).
PRINT @1:"X-Y "

## Controlling the Hardware Signal Averager (HSA)

If a Hardware Signal Averager (Tektronix Part No. 644-0092-00) is installed in the DPO, it (the HSA) may be controlled with the "HAVb" and "HISb" commands. The "HAVB" command places the HSA in the averaging mode, selects the source and destination of the waveform to be averaged, specifies the number of averages to be taken, and chooses between Point and Sweep averaging. The following example shows how the "HAVB" command is used:

> PRINT @N:"HAV ";"S/D ";M;" X"

Where: $N$ is the Device Address of the DPO, and;
$S$ is the source of the waveform to be averaged (IPO Haveform $A$, B, C or D), and;
$D$ is the destination of the averaged waveform, $A, B, C$ or $D$ (note that $S / D$ must be followed by a space), and;
$M$ is a positive decimal integer from 1 to 12 (for "Sweep" averaging) or from 1 to 7 (for "Point" averaging), with the number of averages equal to $2^{M}$, and;
$X$ represents the type of averaging, "मPP" for Point and "BS" for Sweep (note that $P$ or $S$ must be preceded by a space). If the type of averaging is not specified, the program will default to "Sweep".
Note that source and destination arrays may be the same if desired.
The "HISb" command, shown below, may be used to place the HSA in the Histogram mode of operation.
PRINT @N:"HIS ";"S/D/H ";M;" X"

Where: $N, S, D, M$ and $X$ are as described for the "HAVb" command, and;
$H$ is the destination of the Histogram, DPO Waveform A, B, C or D (note that $H$ must be followed by a space).

Note
The HSA must be strapped for "CPU" operation when used with the TEK 4051. See HSA Manual (TEK $P / N$ O61-1344-OO) for details.

## Front Pane1 Interrupts

When any one of the DPO front pane1 PROGRAM CALL buttons $1-15$ is pushed, an SRQ is generated, then the controller should be programmed to conduct a poll. The response to the serial poll is decimal status word 83, indicating that one of the PROGRAM CALL buttons was pushed. In order to find out which button was pushed, the "FPI?" command is used, as in the following example:

$$
\begin{array}{ll}
1 \emptyset \emptyset & \text { PRINT @1:"FPI?" } \\
11 \emptyset & \text { INPUT @1:F }
\end{array}
$$

In the foregoing example, line $10 \emptyset$ sets up the DPO to output the button information, and line $11 \varnothing$ transfers the decimal number of the pushbutton (F) to the controller. If no front panel button was pushed, F in line $11 \emptyset$ will be $\emptyset$.

Since only one level of interrupt is allowed, all previous interrupts must be serviced and cleared before the PROGRAM CALL buttons become active again. It is also necessary to extinguish (clear) the CPU BUSY 1amp (PROGRAM CALL button $\varnothing$ ) if it is illuminated and it is desired to re-enable the PROGRAM CALL buttons. Previous interrupts and the CPU BUSY lamp may be cleared with the "CLIb" command. This command has no effect on any other DPO status or memory. An example of the "CLIb" command follows:
PRINT @1:"CLI "

The following sample routine shows a way to service the DPO PROGRAM CALL buttons. (Note - this sample routine only services Front Panel interrupts. A sample routine for Single-sweep interrupts is given under the heading "SSR Command".)

## $1 \not 0$ INIT

$11 \varnothing$ ON SRQ THEN 2øØø
---
----
$2 \emptyset \emptyset \emptyset$ POLL N,M;1
$201 \emptyset$ IF M=83 THEN $210 \emptyset$
2Ø2Ø RETURN
21øø PRINT @1:"FPI?"
$211 \emptyset$ INPUT @1:F
$212 \emptyset$ IF F>9 THEN $220 \emptyset$

$214 \emptyset$ GOTO 222ø
$220 \emptyset \quad \mathrm{~F}=\mathrm{F}-9$

$222 \emptyset$ PRINT @1:"CLI "
2230 RETURN
In the foregoing example, lines $31 \varnothing \emptyset$ through $45 \emptyset \emptyset$ are service subroutines for PROGRAM CALL buttons 1 through 15, respectively. Lines $222 \emptyset$ and $223 \emptyset$ serve to clear the Front Panel PROGRAM CALL buttons for all of the service subroutines before returning to the main program flow.

DCL Command
The "DCLß" command performs the function of the "CLIß" command (i.e., clears front panel interrupts and re-enables the DPO PROGRAM CALL buttons). In addition, execution of a "DCL|b" commands the interface to go through a firmware initialization, initializes (sets to Ø) the DPO Address Register, and sets all DPO operations with a default mode to the default mode. This command can also be used to clear service requests (SRQ). Device Clear can be executed as follows:

PRINT @1:"DCL
Transferring Waveform Arrays
Waveforms may be transferred from one DPO memory location (A, B, C or D) to another with the following command:

PRINT @1:"TAB "
Where: $A$ is the waveform source (can be A, B, C or D), and;
$B$ is the waveform destination (can also be $A, B, C$ or $D$ )..

## Acquiring and Scaling Data

The following routine is an example of how to acquire data from the DPO, to subtract a zero reference, and to appropriately scale the data. In this example, it is assumed that the left vertical plug-in slot in the 7704A mainframe is being used.

| 10 | DIM W(512) |
| :---: | :---: |
| 20 | PRINT 01:"ST0 ";"B" |
| 30 | FOR $\mathrm{I}=1$ to $3 \emptyset$ |
| 40 | NEXT I |
| 50 | PRINT @1:"HOL ";"B" |
| 60 | PRINT "GROUND PROBE, PRESS RETURN" |
| $7 \varnothing$ | INPUT A\$ |
| 80 | PRINT @1:"ST0 ";"C" |
| 90 | FOR $\mathrm{I}=1$ to $3 \emptyset$ |
| $10 \emptyset$ | NEXT I |
| 110 | PRINT @1:"HOL ";"B" |
| $12 \emptyset$ | PRINT @1:"DPC?" |
| 130 | INPUT @1:W |
| 140 | $\mathrm{Z}=\emptyset$ |
| 150 | FOR $\mathrm{I}=1$ to 50 |
| $16 \emptyset$ | Z=Z+W(I+2Øり) |
| $17 \emptyset$ | NEXT I |
| $18 \emptyset$ | $\mathrm{Z}=\mathrm{Z} / 5 \emptyset$ |
| 19ø | PRINT @1:"DPB?" |
| 200 | INPUT @1:W |
| 210 | $W=W-Z$ |
| 22. | PRINT @1:"CHL ";"BØ" |
| 230 | PRINT @1:"SCL?" |
| $24 \varnothing$ | INPUT @1:S\$ |
| $25 \emptyset$ | $V=V A L$ (S\$) |
| $26 \varnothing$ | M=POS (S\$, "V", 1) |
| $27 \varnothing$ | T\$ $=$ SEG (S\$, M-1,1) |
| $28 \emptyset$ | M=POS("munp", T\$,1) |
| 290 | $V=V * 10 \uparrow(-3 * M)$ |
| 300 | $W=W *$ (V/102.3) |

In the preceding example, lines $1 \emptyset$ through 5 $5 \emptyset$ "STORE" and "HOLD" a waveform in DPO memory location B. Line $6 \emptyset$ displays a message to prompt the user to set up a ground reference waveform. Line $7 \emptyset$ is simply a method to stop the controller until the user makes the necessary changes to ground the probe (or plug-in), then he would type in a carriage return to make the program continue ( $A \$$ would not be used in subsequent computations). Lines $8 \emptyset$ through $13 \emptyset$ STORE, HOLD, and then transfer the ground reference waveform to the 4051 . Lines 140 through $18 \emptyset$ take an àverage of 50 elements from the middle of the ground reference waveform (to avoid end point inaccuracies) which becomes the zero reference value.

The raw data transfer of the original waveform occurs in lines $19 \emptyset$ and 200 , and the zero reference value is subtracted from the raw data in line 210. Lines $22 \emptyset$ through 240 acquire the knob readout of the vertical plug-in which is stored in S\$. Lines $25 \emptyset$ through $29 \emptyset$ decode $S \$$ and translate it to a numerical value. Line $30 \emptyset$ multiplies the data to the scale factor. The array $W$ now contains the scaled data.

Selecting Display Source
The following routine changes the "DISPLAY SOURCE" selector buttons of the DPO:

10 PRINT @1:"ADR "; 7ø4Ø
2ø PRINT @1:"OCT?"
30 INPUT @1:S\$
$4 \emptyset \quad S \$=R E P(" x ", 2,1)$
$5 \emptyset$ PRINT @1:"OCT ";S\$
Where: In line $4 \emptyset, x=2$ (plug-ins), or $x=4$ (memory), or $x=6$ (both).
In the foregoing example, lines $1 \emptyset$ through $3 \emptyset$ acquire the current settings of the Front Panel Status Word. Line $4 \emptyset$ replaces the two binary bits that affect the display source setting, and line 50 outputs the new status word. It is necessary to read the status first so that the other front panel controls do not change when the new status word is sent.

## WARNING

THE FOLLOWING SERVICING INSTRUCTIONS ARE FOR USE BY QUALIFIED PERSONNEL ONLY. TO AVOID PERSONAL INJURY, DO NOT PERFORM ANY SERVICING OTHER THAN THAT CONTAINED IN OPERATING INSTRUCTIONS UNLESS YOU ARE QUALIFIED TO DO SO. REFER TO OPERATORS SAFETY SUMMARY AND SERVICE SAFETY SUMMARY PRIOR TO PERFORMING ANY SERVICE.

## Section 4 <br> MAINTENANCE

## INTRODUCTION

This section of the manual includes a Basic Block Diagram of the P7001/IEEE 488 Interface (Figure 4-1) and two Funotional Block Diagrams (Figure 4-3, (MPU/ GPIB Board) and (Figure 4-4, PIA/P7001 Board). The Basic Block Diagram provides a cursory examination of the interface's basic functions while a more detailed description is keyed to the Functional Block Diagrams. Each of the functional blocks within Figures 4-3 and 4-4 contains an alphanumeric designator enclosed in a diamond (e.g., $\langle\bar{A}\rangle,\langle 2 B\rangle$ ) that references a specific schematic diagram illustrating the circuitry involved. Where practical, IC numbers are included in the functional blocks to provide additional cross-referencing.

Familiarity with IEEE Standard 488-1975, "IEEE Standard Digital Interface for Programmable Instrumentation" is required for a comprehensive understanding of the IEEE 488 Bus functions and signals. For further information on P7001 data and control signals, see the P7001 Processor Service Manual (Tektronix Part No. 070-1882-00) and P7001 Main Interface Service Manual (Tektronix Part No. 070-1604-00). Signals associated with the MPU are explained in Motorola's M6800 Microprocessor Applications Manual and M6800 System Design Data Manual. Excerpts from the latter are included as an Appendix to this manual.

## BASIC BLOCK DIAGRAM DESCRIPTION

Refer to Figure 4-1 for the following discussion. Data to be exchanged between the P7001 (Processor section of a Tektronix Digital Processing Oscilloscope) and an IEEE 488 Bus device are transferred from the bus of the "talker" through transceivers (buffers) to the PIA's (Peripheral Interface Adapters). The function of the PIA's is to adapt the data and control signals from the IEEE 488 Bus and P7001 Bus to the Microprocessor Bus.

The information from the PIA's is stored in RAM (Random Access Memory), where it is manipulated by the MPU (Microprocessor) in accordance with instructions stored in the PROM (Programmable Read-Only Memory). The informa-


Figure 4-1. Basic Block Diagram

BASIC BLOCK DIAGRAM DESCRIPTION (Continued)
tion is then adapted to the "listener" bus by a second group of PIA's before being buffered out of the înterface.

## BLOCK DIAGRAM SIGNAL DEFINITIONS

The following signal definitions are provided as an introduction to the signal names used on the Functional Block Diagram (Figures 4-3 and 4-4) and to show their mnemonic derivations. More detailed signal descriptions may be obtained from the appropriate documents mentioned earlier in this section.

IEEE 488 Bus Signals (Refer to Figure 4-3)


MPU (Motorola M6800) Bus Signals (Refer to Figure 4-3)
VMA - Valid Memory Address; this MPU output indicates to the PIA's, RAM and PROM that there is a valid address on the address bus.
$R / \bar{W}$ - Read when high/Write when low; this MPU output signals to the PIA's and RAM whether the MPU is in the read or write state.
$\overline{\text { RESET - This input is used to reset and start the MPU from a power-down state. }}$ $\phi_{1}, \phi_{2}$ - Phase 1 and Phase 2; two phases of a clock running at the $V_{C C}$ level.
$\overline{N M I}$ - Mon-Maskable Interrupt; a low-going edge on this input requests that a non-mask interrupt sequence be generated within the MPU.
$\overline{\text { IRQ }}$ - Interrupt Request; a low level on this input requests that an interrupt sequence be generated in the MPU.

MPU (Motorola M6800) Bus Signals (Continued)
DBE - Data Bus Enable; this MPU input is tied to clock $\phi_{2}$.
AØ through A15 - Three-state Address Bus outputs.
DØ through D7 - Bi-directional data bus.
$\overline{H A L T}, \mathrm{TSC}, \mathrm{BA}$ - The $\overline{\text { HALT }}$ and Three-State Control inputs, and the Bus Available output, are not used.

P7001 Bus Signals (Refer to Figure 4-4)
$\overline{\text { P-BIT } \emptyset}$ through $\overline{\text { P-BIT 15 - P7001 Data Bits } \emptyset \text { (least significant) through } 15 . ~ . ~ . ~}$
$\overline{\text { PAD }}$ through $\overline{\text { PA12 }}$
$\overline{\text { I/O STROBE }}$
$\overline{\text { SYNC ACK }}$
$\overline{\text { DATA MODE } \emptyset}$
$\overline{\text { DATA CH REQ }}$
$\overline{\text { SELECT ACK }}$

CONT SYNC
BUS BUSY
DATA CH GRANT IN

DATA CH GRANT OUT
POWER FAIL

- P7001 Card Address Bits $\emptyset$ (LSD) through 12.
- In/Out Interface Strobe from P7001 Front Panel Card Controller.
- Sync Acknowledge to/from P7001 Common Bus.
- Data Mode $\emptyset$ to P7001 Common Bus; functions as Read/ Write select in DPO.
- Data Channel Request to P7001 Front Panel Priority Logic.
- Select Acknowledge to P7001 Front Pane1 Priority Logic.
- Controller Sync to P7001 Common Bus.
- Bus Busy to/from P7001 Common Bus.
- Data Channel Grant Input from next lower-priority card on P7001 common bus.
- Data Channe1 Grant Output to P7001 common bus.
- Signal from P7001 common bus, engendered by DPO turn-on.


## Internal Signals, GPIB Interface (Refer to Figure 4-3)

talk - "talk" enable signal from PIA U121. Used by control logic circuitry to enable transceivers to send information.
listen - "listen" enable signal from PIA U121. Used by control logic circuitry to enable the interface to control the $\overline{\text { NDAC }}$ and $\overline{\text { NRFD }}$ lines when the DPO is listening.
rdy - "ready" signal from PIA U121. Used by control logic circuitry to control $\overline{\text { NRFD }}$ line. See "Acceptor Handshake State Diagram" on page 21 of IEEE Standard 488-1975.
rfd - "ready for data" signal from PIA U122. Used by control logic to control NRFD line. See "Source Handshake State Diagram" on page 19 of IEEE Standard 488-1975.

## Internal Signals, GPIB Interface (Continued)

out-enable - enabling signal from control logic circuitry to transceivers. BD $\varnothing$ through BD7 - Buffered Data Bits $\emptyset$ through 7.
Rx, Tx, ClkX 8 - RS232C test signals, not part of Interface operation.

Internal Signals, MPU \& Control (Refer to Figure 4-3)
EDØ through ED7 - Data Bits $\emptyset$ through 7 from PROM to MPU.
ØXXX - 4-digit hexadecimal number decoded from MPU address bus; ' $X$ ' indicates "don't care" condition. This line, together with several additional lines from the MPU bus, is used to enable the PIA's and the RAM.

5XXX, 6XXX, 7XXX - Signal descriptions same as $\emptyset X X X$; these lines are used with PE1 - PE4 to enable the PROM.
$\overline{X \emptyset X X}$ through $\overline{X 7 X X}$ - Signal descriptions same as $\emptyset X X X$; $\overline{X \emptyset X X}$ and $\overline{X 1 X X}$ are used for RAM enable, along with $\phi_{2}$, VMA and ØXXX. X2XX through $\overline{X 7 X X}$ are used for PIA enable, along with $\phi_{2}$, VMA and $\varnothing X X X$.

PE1 through PE4 - These are the inverted, OR'ed combination of decoded hexadecimal address lines $\overline{X \emptyset X X}$ through $\overline{X 3 X X}, \overline{X 4 X X}$ through $\overline{X 7 X X}$, $\overline{X 8 X X}$ through $\overline{X B X X}$ and $\overline{X C X X}$ through $\overline{X F X X}$, respectively. They are used, in conjunction with $5 \mathrm{XXX}, 6 \mathrm{XXX}$ and 7 XXX as PROM enable lines.

Internal Signals, P7001 Bus Interface (Refer to Figure 4-4)

| Done | - Signal from control logic circuitry to PIA U29, indicates P7001 bus transfer is completed. |
| :---: | :---: |
| IRPT | - Interrupt signal from control logic circuitry to PIA U29, indicates DPO interrupt. |
| Read Data | - Signal from control logic enables data latch to read incoming data. |
| P7001 Data Strobe | - Signal from control logic enables data transceivers. |
| Clear | - Signal from PIA U27 clears the control logic flip-flops. |
| Read/Write | - Signal from PIA U27 tells the control logic to read (high) or write (low) input from/to P7001 common bus. |
| P7001 Address Stro | - Signal from control logic enables address output buffers. |
| Enable | - Signal from PIA U27, positive-going edge enables the control logic to read or write input from or to P7001 common bus. |

## Internal Signals, P7001 Common Bus (Continued)

D IN $\emptyset$ through D IN 15 - Data in from P7001 common bus.
DOUT $\emptyset$ through DOUT 15- Data out to P7001 common bus.
PDØ through PD15 - Latched data from P7001 common bus.

Internal Signals, RAM (Refer to Figure 4-4)
RAM enable - Signal from control logic enables RAM.

CLOCK
The clock circuitry consists of a crystal-controlled 4 MHz oscillator followed by a divide-by-four counter. Both output phases of the counter are used, providing the two clock phase signals, $\phi_{1}$ and $\phi_{2}$. $\phi_{1}$ is used by the MPU to set up its own internal registers. $\phi_{2}$ is used, along with the VMA signal, to provide timing for the PIA's, the RAM and the PROM.

RESET
When power in the DPO is first turned on, the POWER FAIL pulse is generated in the P7001 and applied from the P7001 bus to the RESET circuitry in the Interface. The RESET One-Shot, U310, delays the pulse approximately 200 milliseconds before it releases $\overline{\operatorname{RESET}}$. The $\overline{\operatorname{RESET}}$ pulse accomplishes the following:

1. Initializes the MPU and the PIA's.
2. Under firmware control (instructions stored in PROM), initializes the RAM and programs the PIA's to the required status.
3. Through the Address Decode and other logic circuitry, causes PIA U122 to assert SRQ, the GPIB Service Request line. The MPU will remember why the $\overline{S R Q}$ was generated by storing a decimal status word (81 in the case of DPO power-up) in the SRQ table of the RAM.

PROM
The $1 \mathrm{~K} X$ 8-bit UV-erasable static PROM (Programmable Read-Only Memory) contains the firmware necessary to operate the P7001/IEEE 488 Interface.

The $512 \times 8$-bit static RAM (Random Access Memory) contains all the read/ write registers for the interface, including the DP0 Address Register, DPO Data Register, DPO Status Register, and input and output buffers for the GPIB. Detailed information on these chips will be found in Motorola's MCM6810A Data Sheets, found in Appendix $A$ in the rear of this manual, and the M6800 Microcomputer System Design Data Manual.

PIA
The PIA's provide a means of interfacing external devices to the MPU. Data sheets for the PIA's (Motorola MC6820) will also be found in Appendix A and Motorola's M6800 Microcomputer System Design Data Manual.

MPU \& CONTROL
The MPU \& Control section contains the decision-making circuitry for the interface. Operation of the MPU (Microprocessing Unit or Microprocessor) is quite complex and will not be analyzed to any great extent in this manual. Information regarding the MPU can be found in Motorola's M6800 Applications Manual, M6800 Microcomputer System Design Data Manual, or Appendix A of this manual.

The Address Decode Logic receives address lines A8 through A14 from the MPU, and when gated by the VMA line, provides hexadecimal outputs used to address/select the PIA's, RAM and PROM.

The Data Latch (U117) is used to latch the PROM Data (ED $\emptyset$ - ED7) in order to provide faster access to the PROM data and decrease the capacitive load on the Data Transceivers. This provides a more reliable data transfer from the PROM to the MPU and from the Data Transceivers to the PIA's and RAM.

GPIB INTERFACE
The GPIB Interface includes PIA's and associated circuitry required to

## GPIB INTERFACE (Continued)

interface data and control signals between the MPU and IEEE 488 Bus. All control and interface management signals except $\overline{\text { NRFD }}$ are generated or accepted from the bus under firmware control.
$\overline{\text { NRFD }}$ is under hardware control because of the limited time in which it must respond to the system controller. When $\overline{\text { ATN }}$ is asserted by the controller, the Control Logic will cause $\overline{\text { NRFD }}$ to be asserted in less than 200 nanoseconds, much faster than the MPU could respond. When $\overline{N R F D}$ has been asserted, the Control Logic will respond to any interface message received or transmitted by controlling the rdy, rfd, talk or listen lines.

SW412 connected to PIA U121 is the 5-bit DIP switch used to select the Device Address of the DPO.

## P7001 INTERFACE

The P7001 Interface circuitry includes PIA's and associated Data Latches, Transceivers and Buffers, and control logic needed to interface the DPO's P7001 Bus to the MPU. Bus timing diagrams are shown in Figures 4-2A and 4-2B.

When the MPU wants to read data from, or write data to the DPO, it first sets up the PIA's (U29 for READ, U27 and U28 for WRITE) by programming. After a 10 microsecond delay to ensure that all Address lines, Read/Write and other control lines are settled, the Enable line (from U27) is asserted, causing the Control Logic to send out $\overline{\text { DATA CH REQ. The Front Panel Priority Logic in the }}$ P7001 replies with DATA CH GRANT IN, provided that another P7001 card (e.g., A/D Converter, Display Generator) is not in control of the bus.

As soon as DATA CH GRANT IN is received, the Control Logic will send out $\overline{\text { SELECT ACK. This returns to the P7001 Front Panel Priority Logic and termin- }}$ ates DATA CH GRANT IN. The Control Logic then checks to make sure $\overline{\text { SYNC ACK }}$ and BUS BUSY are not present. If not, the Control Logic goes to the Master State and gates the Address lines with P7001 Address Strobe. If the operation is a "write", the Data lines are also gated via the P7001 Data Strobe.


Figure 4-2A. P7001 Bus Read Operatior.


NOTES: (1) 3.5usec max; if greater than 3.5usec, P7001 Bus will time-out (hardware error).
(2) $50 n s e c$ minimum.
(3) Drawing not to scale.

Figure 4-2B. P7001 Bus Write Operation

## P7001 INTERFACE (Continued)

If the P7001 Front Pane1 is being addressed, it will now disconnect the Interface Control Logic for 500 milliseconds so that it cannot be disturbed for that 500 milliseconds. If the operation is a "write", the P7001 Front Panel will latch the status word and perform the appropriate operation. The Front Panel then sends $\overline{\text { SYNC ACK }}$ back to the Control Logic. This sets the DPO to the idle state and terminates BUS BUSY.

If one of the P7001 PROGRAM CALL buttons is pushed, an $\overline{I / O ~ S T R O B E}$ is generated. The Control Logic receives the $\overline{I / O S T R O B E}$ and interrupts the MPU via PIA U29 and the IRPT signal. The MPU programs PIA U29 to ignore IRPT (to discourage continuous interrupt), and looks at the P7001 Front Panel status to determine why the $\overline{I / O \text { STROBE }}$ was issued. If it was for a valid reason (the MPU determines this under program control), the MPU will enable U29 to recognize IRPT again, and will assert $\overline{\text { SRQ }}$ on the IEEE 488 Bus.
MPU/GPIB BOARD
COMPONENT LOCATOR


Component Location MPU/GPIB Board



Component Location PIA/P7001 Board

## DIAGRAMS

## Symbols and Reference Designators

Electrical components shown on the diagrams are in the following units unless noted otherwise:

| Capacitors $=$ | Values one or greater are in picofarads $(\mathrm{pF})$. |
| :--- | :--- |
|  | Values less than one are in microfarads $(\mu \mathrm{F})$. |
| Resistors $=$ | Ohms $(\Omega)$. |

Graphic symbols and class designation letters are based on ANSI Standard Y32.2-1975.
Logic symbology is based on ANSI Y32.14-1973 in terms of positive logic. Logic symbols depict the logic function performed and may differ from the manufacturer's data.

The overline on a signal name indicates that the signal performs its intended function when it goes to the low state.
Abbreviations are based on ANSI Y1.1-1972.
Other ANSI standards that are used in the preparation of diagrams by Tektronix, Inc. are:

| Y14.15, 1966 | Drafting Practices. |
| :--- | :--- |
| Y14.2, 1973 | Line Conventions and Lettering. |
| Y10.5, 1968 | Letter Symbols for Quantities Used in Electrical Science and |
|  | Electrical Engineering. |

The following prefix letters are used as reference designators to identify components or assemblies on the diagrams.

| A | Assembly, separable or repairable <br> (circuit board, etc) |
| :--- | :--- |
| AT | Attenuator, fixed or variable |
| B | Motor |
| BT | Battery |
| C | Capacitor, fixed or variable |
| CB | Circuit breaker |
| CR | Diode, signal or rectifier |
| DL | Delay line |
| DS | Indicating device (lamp) |
| E | Spark Gap, Ferrite bead |
| F | Fuse |
| FL | Filter |


| H | Heat dissipating device (heat sink, <br> heat radiator, etc) |
| :--- | :--- |
| HR | Heater |
| HY | Hybrid circuit |
| J | Connector, stationary portion |
| K | Relay |
| L | Inductor, fixed or variable |
| M | Meter |
| P | Connector, movable portion |
| Q | Transistor or silicon-controlled |
|  | rectifier |
| R | Resistor, fixed or variable |
| RT | Thermistor |


| S | Switch or contactor |
| :--- | :--- |
| T | Transformer |
| TC | Thermocouple |
| TP | Test point |
| U | Assembly, inseparable or non-repairable <br>  <br> (integrated circuit, etc.) |
| VR | Electron tube |
| W | Voltage regulator (zener diode, etc.) |
| Y | Crystral or cable |
| Z | Phase shifter |

The following special symbols may appear on the diagrams:


SHEETI OF 3; MPU/POWER/FALL/CLOCK CIRCUITRY
PIO 670-4882-00 MPU/GPIB BOARD
P7001/IEEE 488 INTERFACE






# REPLACEABLE <br> ELECTRICAL PARTS 

## PARTS ORDERING INFORMATION

Replacement parts are available from or through your local Tektronix, Inc. Field Office or representative

Changes to Tektronix instruments are sometimes made to accommodate improved components as they become available, and to give you the benefit of the latest circuit improvements developed in our engineering department. It is therefore important, when ordering parts, to include the following information in your order: Part number, instrument type or number, serial number, and modification number if applicable.

If a part you have ordered has been replaced with a new or improved part, your local Tektronix. Inc. Field Office or representative will contact you concerning any change in part number.

Change information, if any, is located at the rear of this manual.

# SPECIAL NOTES AND SYMBOLS 

| X000 | Part first added at this serial number |
| :--- | :--- |
| 00 X | Part removed after this serial number |

## ITEM NAME

In the Parts List, an Item Name is separated from the description by a colon (:). Because of space limitations, an Item Name may sometimes appear as incomplete. For further Item Name identification, the U.S. Federal Cataloging Handbook H6-1 can be utilized where possible

| ACTR | ACTUATOR |
| :--- | :--- |
| ASSY | ASSEMBLY |
| CAP | CAPACITOR |
| CER | CERAMIC |
| CKT | CIRCUIT |
| COMP | COMPOSITION |
| CONN | CONNECTOR |
| ELCTLT | ELECTROLYTIC |
| ELEC | ELECTRICAL |
| INCAND | INCANDESCENT |
| LED | LIGHT EMITTING DIODE |


| PLSTC | PLASTIC |
| :--- | :--- |
| QTZ | QUARTZ |
| RECP | RECEPTACLE |
| RES | RESISTOR |
| RF | RADIO FREQUENCY |
| SEL | SELECTED |
| SEMICOND | SEMICONDUCTOR |
| SENS | SENSITIVE |
| VAR | VARIABLE |
| WW | WIREWOUND |
| XFMR | TRANSFORMER |
| XTAL | CRYSTAL |

CROSS INDEX—MFR. CODE NUMBER TO MANUFACTURER

| Mifr. Code | Manufacturer | Address | City, State, Zip |
| :---: | :---: | :---: | :---: |
| 01121 | ALLEN-BRADLEY COMPANY | 1201 2ND STREET SOUTH | MILWAUKEE, WI 53204 |
| 01295 | TEXAS INSTRUMENTS, INC., SEMICONDUCTOR | P O Box 5012, 13500 N CENTRAL |  |
|  | GROUP | EXPRESSWAY | DALLAS, TX 75222 |
| 04713 | MOTOROLA, INC., SEMICONDUCTOR PROD. DIV . | 5005 E MCDOWELL RD, PO BOX 20923 | PHOENIX, AZ 85036 |
| 07263 | FAIRCHILD SEMICONDUCTOR, A DIV. OF |  |  |
|  | FAIRCHILD CAMERA AND InStrument corp. | 464 ELLIS STREET | MOUNTAIN VIEW, CA 94042 |
| 27014 | NATIONAL SEMICONDUCTOR CORP. | 2900 SEMICONDUCTOR DR. | SANTA CLARA, CA 95051 |
| 32159 | west-cap arizona | 2201 E. Elvira road | TUCSON, AZ 85706 |
| 34630 | TYCO FILTERS DIV., inc. | 3940 W. MONTECITO | PHOENIX, AZ 85019 |
| 50434 | HEWLETT-PACKARD COMPANY | 640 Page mill road | PALO ALTO, CA 94304 |
| 56289 | sprague electric co. | 87 MARSHALL ST. | NORTH ADAMS, MA 01247 |
| 59660 | TUSONIX INC. | 2155 N FORBES ${ }^{\text {BLVD }}$ | TUCSON, AZ 85705 |
| 72982 | ERIE technological products, inc. | 644 W .12 TH ST. | ERIE, PA 16512 |
| 80009 | textronix, inc. | P O Box 500 | BEAVERTON, OR 97077 |
| 81073 | GRAYHILL, INC. | 561 Hillgrove ave., PO BOX 373 | LA GRANGE, IL 60525 |
| 90201 | MALLORY CAPACITOR CO., DIV. OF P. R. MALLORY AND CO., INC. | 3029 E. WASHINGTON STREET <br> P. о. BOX 372 | INDIANAPOLIS, IN 46206 |
| 91418 | RADIO MATERIALS COMPANY, dIV. OF P.R. MALLORY AND COMPANY, INC. | 4242 W BRYN MAWR | CHICAGO, IL 60646 |


| Ckt No. | Tektronix Part No. | Serial/Model No. Eff Dscont | Name \& Description | Mir Code | Mir Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | 670-4882-03 |  | CKT BOARD ASSY:MPU/GPIB | 80009 | 670-4882-03 |
| A2 | 670-4883-03 |  | CKT BOARD ASSY: PIA/P7001 | 80009 | 670-4883-03 |
| C1 | 290-0296-00 |  | CAP., FXD, ELCTLT : $1000 \mathrm{~F}, 20 \%$, 20V | 56289 | 150D107X0020S2 |
| C2 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF}, \mathbf{+ 8 0 - 2 0 \% , 5 0 V}$ | 72982 | $8121 \mathrm{~N} 08325 \mathrm{U0104Z}$ |
| C6 | 283-0024-00 |  | CAP., FXD, CER DI: $0.14 \mathrm{~F},+80-20 \%$, 50 V | 72982 | 8121N08325U0104Z |
| c9 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{lUF},+80-20 \%$, 50V | 72982 | 8121 N083Z500104Z |
| C10 | 283-0000-00 |  | CAP., FXD, CER DI: $0.001 \mathrm{UF},+100-0 \%, 500 \mathrm{~V}$ | 59660 | 831-519-25U-102P |
| C13 | 283-0150-00 |  | CAP., FXD, CER DI:650PF, $5 \%, 200 \mathrm{~V}$ | 59660 | 835-515B651J |
| C14 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N08325U0104z |
| C17 | 283-0108-00 |  | CAP., FXD, CER DI: $220 \mathrm{PF}, 10 \%$, 200V | 56289 | 272 Cl 3 |
| C18 | 283-0000-00 |  | CAP., FXD, CER DI:0.001UF, $+100-0 \%$, 500 V | 59660 | 831-519-z5U-102P |
| C19 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N083Z5U0104Z |
| C22 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N083Z5U0104Z |
| C26 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%, 50 \mathrm{~V}$ | 72982 | 8121N08325U0104Z |
| C27 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N08325U01042 |
| C28 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N08325U01042 |
| C29 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N08325U01042 |
| C40 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N08325U0104Z |
| C41 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N08325U01042 |
| C42 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N083Z5U01042 |
| C43 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N08325U01042 |
| C44 | 283-0000-00 |  | CAP., FXD, CER DI: 0.001 UF, $+100-0 \%, 500 \mathrm{~V}$ | 59660 | 831-519-25U-102P |
| C100 | 283-0024-00 |  | CAP., FXD, CER DI: 0.1 l , $,+80-20 \%, 50 \mathrm{~V}$ | 72982 | 8121N08325001042 |
| C111 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{LGF},+80-20 \%$, 50 V | 72982 | 8121N08325001042 |
| C112 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N08325001042 |
| C113 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N083z500104z |
| C114 | 283-0024-00 |  | CAP., FXD, CER DI: 0.1 l ,,$+80-20 \%$, 50 V | 72982 | 8121N083z5U0104z |
| C115 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N08325U0104z |
| C116 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N08325001042 |
| C117 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N08325001042 |
| C118 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N08325U01042 |
| C119 | 283-0024-00 |  | CAP., FXD, CER DI: $0.14 \mathrm{~F},+80-20 \%, 50 \mathrm{~V}$ | 72982 | 8121N08325U01042 |
| C120 | 283-0024-00 |  | CAP.,FXD, CER DI: 0.1 l | 72982 | 8121N083Z5U0104Z |
| C123 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N08325001042 |
| C125 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{LUF},+80-20 \%$, 50 V | 72982 | 8121 N 08325001042 |
| C209 | 290-0296-00 |  | CAP., FXD, ELCTLT : $1000 \mathrm{~F}, 20 \%$, 20V | 56289 | 150D107X0020S2 |
| C210 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%, 50 \mathrm{~V}$ | 72982 | 8121N08325001042 |
| C211 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N08325U01042 |
| C212 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N08325001042 |
| C213 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N08325001042 |
| C214 | 283-0024-00 |  | CAP., FXD, CER DI: $0.14 \mathrm{~F},+80-20 \%$, 50 V | 72982 | 8121N0832500104Z |
| C215 | 283-0024-00 |  | CAP., FXD, CER DI:0.1UF, +80-20\%, 50 V | 72982 | 8121N08325U01042 |
| C216 | 283-0024-00 |  | CAP., FXD, CER DI:0.1UF, +80-20\%, 50V | 72982 | 8121N08325U0104z |
| C219 | 283-0024-00 |  | CAP., FXD, CER DI: $0.10 \mathrm{~F},+80-20 \%$, 50 V | 72982 | 8121N08325U01042 |
| C220 | 283-0024-00 |  | CAP., FXD, CER DI: 0.1 l F, +80-20\%, 50V | 72982 | 8121N08325U01042 |
| C225 | 283-0024-00 |  | CAP., FXD, CER DI: 0.1 l | 72982 | 8121N08325U01042 |
| C310 | 283-0024-00 |  | CAP.,FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N08325U01042 |
| C311 | 283-0024-00 |  | CAP., FXD, CER DI: 0.1 l ( , +80-20\%, 50 V | 72982 | 8121N08325U01042 |
| C312 | 283-0024-00 |  | CAP., FXD, CER DI: $0.10 \mathrm{~F},+80-20 \%$, 50 V | 72982 | 8121N08325U01042 |
| C313 | 283-0024-00 |  | CAP., FXD, CER DI: $0.10 \mathrm{~F},+80-20 \%$, 50 V | 72982 | 8121N08325U0104Z |
| C317 | 283-0024-00 |  | CAP., FXD, CER DI: 0.1 UF, +80-20\%, 50V | 72982 | 8121N08325U01042 |
| C321 | 283-0024-00 |  | CAP., FXD, CER DI: $0.14 \mathrm{~F},+80-20 \%$, 50 V | 72982 | 8121N08325U01042 |
| C322 | 283-0024-00 |  | CAP., FXD, CER DI: $0.1 \mathrm{UF},+80-20 \%$, 50 V | 72982 | 8121N08325U01042 |
| C323 | 283-0024-00 |  | CAP., FXD, CER DI:0.1UF, +80-20\%, 50 V | 72982 | 8121N08325U01042 |
| C324 | 283-0024-00 |  | CAP., FXD, CER DI: $0.14 \mathrm{~F},+80-20 \%$, 50 V | 72982 | 8121N08325U01042 |
| C325 | 283-0024-00 |  | CAP., FXD, CER DI: 0.1 l | 72982 | 8121N08325U0104Z |


| Ckt No. | Tektronix Part No. | Serial/Model No. Eff Dscont | Name \& Description | Mfr Code | Mfr Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C412 | 283-0203-00 |  | CAP., FXD, CER DI: $0.47 \mathrm{UF}, 20 \%$, 50V | 72982 | 8131N075E474M |
| C413 | 283-0024-00 |  | CAP., FXD, CER DI: $0.14 \mathrm{~F},+80-20 \%, 50 \mathrm{~V}$ | 72982 | 8121N08325U01042 |
| C414 | 283-0052-00 |  | CAP., FXD, CER DI: $105 \mathrm{PF}, 1 \%, 500 \mathrm{~V}$ | 72982 | 0841541COG01050F |
| C415 | 283-0331-00 |  | CAP., FXD, CER DI: $43 \mathrm{PF}, 2 \%, 100 \mathrm{~V}$ | 72982 | 805-505A430G |
| C416 | 290-0536-00 |  | CAP. , FXD, ELCTLT: $10 \mathrm{UF}, 20 \%$, 25v | 90201 | TDC106M025FL |
| C417 | 283-0003-00 |  | CAP. , FXD, CER DI: $0.01 \mathrm{UF},+80-20 \%, 150 \mathrm{~V}$ | 91418 | SP1032151-4R9 |
| C420 | 283-0203-00 |  | CAP., FXD, CER DI:0.47UF,20\%,50V | 72982 | 8131N075E474M |
| C425 | 283-0203-00 |  | CAP., FXD, CER DI: $0.47 \mathrm{UF}, 20 \%$,50V | 72982 | 8131N075E474M |
| CR310 | 152-0168-00 |  | SEMICOND DEVICE:ZENER, $0.4 \mathrm{~W}, 12 \mathrm{~V}, 5 \%$ | 04713 | SZG35009K4 |
| CR418 | 152-0322-00 |  | SEMICOND DEvice: SILICON, 15v, Hot Carrier | 50434 | 5082-2672 |
| CR419 | 152-0322-00 |  | SEMICOND DEVICE:SILICON, 15v, HOT CARRIER | 50434 | 5082-2672 |
| L315 | 108-0317-00 |  | COIL, RF:FIXED, 15UH | 32159 | 71501 M |
| Q20 | 151-0190-00 |  | TRANSISTOR:SILICON, NPN | 07263 | S032677 |
| Q21 | 151-0188-00 |  | TRANSISTOR:SILICON, PNP | 04713 | SPS6868K |
| R13 | 315-0181-00 |  | RES. , FXD, CMPSN: 180 OHM, 5\%, 0.25W | 01121 | CB1815 |
| R16 | 315-0102-00 |  | RES.,FXD, CMPSN: 1 K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB1025 |
| R17 | 315-0181-00 |  | RES. , FXD, CMPSN: 180 OHM , 5\%,0.25W | 01121 | CB1815 |
| R18 | 315-0103-00 |  | RES., FXD, CMPSN: 10K OHM, 5\%,0.25W | 01121 | CB1035 |
| R20 | 315-0472-00 |  | RES., FXD, CMPSN: 4.7 K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB4725 |
| R21 | 315-0102-00 |  | RES., FXD, CMPSN: 1 K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB1025 |
| R22 | 315-0181-00 |  | RES. , FXD , CMPSN: 180 OHM , 5\%, 0.25W | 01121 | CB1815 |
| R24 | 315-0102-00 |  | RES.,FXD, CMPSN: 1K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB1025 |
| R28 | 315-0102-00 |  | RES.,FXD, CMPSN:1K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB1025 |
| R38 | 315-0102-00 |  | RES.,FXD, CMPSN: 1 K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB1025 |
| R39 | 315-0102-00 |  | RES.,FXD, CMPSN: 1 K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB1025 |
| R42 | 315-0102-00 |  | RES., FXD, CMPSN: 1 K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB1025 |
| R44 | 315-0103-00 |  | RES., FXD, CMPSN: 10K OHM, 5\%,0.25W | 01121 | CB1035 |
| R100 | 315-0910-00 |  | RES., FXD, CMPSN: 91 OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB9105 |
| R120 | 315-0102-00 |  | RES., FXD, CMPSN: 1 K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB1025 |
| R121 | 315-0102-00 |  | RES.,FXD, CMPSN: 1 K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB1025 |
| R122 | 315-0102-00 |  | RES.,FXD, CMPSN: 1 K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB1025 |
| R123 | 315-0302-00 |  | RES., FXD, CMPSN: 3 K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB3025 |
| R124 | 315-0302-00 |  | RES.,FXD, CMPSN: 3 K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB3025 |
| R216 | 315-0102-00 |  | RES. , FXD, CMPSN: 1 K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB1025 |
| R220 | 315-0102-00 |  | RES. , FXD, CMPSN: 1 K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB1025 |
| R311 | 315-0102-00 |  | RES.,FXD,CMPSN:1K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB1025 |
| R313 | 315-0102-00 |  | RES., FXD, CMPSN: 1 K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB1025 |
| R318 | 315-0620-00 |  | RES.,FXD, CMPSN: 62 OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB6205 |
| R319 | 315-0620-00 |  | RES., FXD, CMPSN: 62 OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB6205 |
| R324 | 315-0102-00 |  | RES., FXD, CMPSN: 1 K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB1025 |
| R325 | 315-0102-00 |  | RES., FXD, CMPSN: 1 K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB1025 |
| R414 | 315-0821-00 |  | RES. , FXD, CMPSN: 820 OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB8215 |
| R 415 | 315-0821-00 |  | RES. , FXD, CMPSN: 820 OHM $, 5 \%, 0.25 \mathrm{~W}$ | 01121 | CB8215 |
| R416 | 315-0103-00 |  | RES., FXD, CMPSN: 10 K OHM, $5 \%, 0.25 \mathrm{~W}$ | 01121 | CB1035 |
| SW412 | 260-1827-00 |  | SWITCH, ROCKER: 5, SPST | 81073 | 76SB05s |
| U1 | 156-0145-00 |  | MICROCIRCUIT, DI: QUAD 2-INPUT POS NAND BFR | 80009 | 156-0145-00 |
| U2 | 156-0145-00 |  | MICROCIRCUIT, DI: QUAD 2-INPUT POS NAND BFR | 80009 | 156-0145-00 |
| U3 | 156-0145-00 |  | MICROCIRCUIT, DI: QUAD 2-INPUT POS NAND BFR | 80009 | 156-0145-00 |
| U4 | 156-0145-00 |  | MICROCIRCUIT, DI: QUAD 2-INPUT POS NAND bFR | 80009 | 156-0145-00 |
| US | 156-0653-00 |  | MICROCKT, INTFC: QUAD UNIFIED BUS XCVR | 80009 | 156-0653-00 |
| U6 | 156-0653-00 |  | MICROCKT, INTFC: QUAD UNIFIED BUS XCVR | 80009 | 156-0653-00 |
| U7 | 156-0653-00 |  | MICROCKT, intrc: QUAD UNIFIED BUS XCVR | 80009 | 156-0653-00 |
| U8 | 156-0653-00 |  | MICROCKT, INTFC: QUAD UNIFIED BUS XCVR | 80009 | 156-0653-00 |
| U9 | 156-0145-00 |  | MICROCIRCUIT, DI: QUAD 2-INPUT POS NAND BFR | 80009 | 156-0145-00 |


| Ckt No. | Tektronix Part No. | Serial/Model No. Eff Dscont | Name \& Description | Mfr Code | Mfr Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| U10 | 156-0058-00 |  | MICROCIRCUIT, DI: HEX. inverter | 80009 | 156-0058-00 |
| U11 | 156-0129-00 |  | MICROCIRCUIT, DI: QUAD 2-INPUT GATE | 80009 | 156-0129-00 |
| U12 | 156-0030-00 |  | MICROCIRCUIT, DI: QUAD 2-Input nand gate | 01295 | SN7400(N OR J) |
| U13 | 156-0043-00 |  | MICROCIRCUIT, DI: QUAD 2-INPUT POS NOR GATE | 80009 | 156-0043-00 |
| 014 | 156-0041-00 |  | MICROCIRCUIT, DI: DUAL D-TYPE FLIP-FLOP | 27014 | DM7474N |
| 015 | 156-0030-00 |  | microcircuit, di: QUAD 2-input nand gate | 01295 | SN7400(N OR J) |
| U16 | 156-0041-00 |  | MICROCIRCUIT, DI: DUAL D-TYPE FLIP-FLOP | 27014 | DM7474N |
| 017 | 156-0072-00 |  | MICROCIRCUIT, DI: MONOSTABLE MV, TTL, 14 DIP | 01295 | SN74121(N OR J) |
| U18 | 156-0043-00 |  | MICROCIRCUIT, DI: QUAD 2-INPUT POS NOR GATE | 80009 | 156-0043-00 |
| U19 | 156-0047-00 |  | microcircuit, di: TPl 3-input pos nand gate | 80009 | 156-0047-00 |
| U20 | 156-0058-00 |  | MICROCIRCUIT, DI: HEX. INVERTER | 80009 | 156-0058-00 |
| U21 | 156-0061-00 |  | MICROCIRCUIT, DI:SGL, BCD TO DEC DECODER | 01295 | SN7442(N OR J) |
| U22 | 156-0058-00 |  | MICROCIRCUIT, DI: HEX. INVERTER | 80009 | 156-0058-00 |
| U23 | 156-0385-00 |  | MICROCIRCUIT, DI: HEX. INVERTER | 80009 | 156-0385-00 |
| U24 | 156-0222-00 |  | MICROCIRCUIT, DI: HEX. Latch | 80009 | 156-0222-00 |
| U25 | 156-0222-00 |  | MICROCIRCUIT, DI: HEX. LATCH | 80009 | 156-0222-00 |
| U26 | 156-0222-00 |  | MICROCIRCUIT, DI: HEX.LATCH | 80009 | 156-0222-00 |
| U27 | 156-0427-00 |  | MICROCIRCUIT, DI:PERIPHERAL INTERFACE ADPTR | 04713 | MC6820(L OR P) |
| U28 | 156-0427-00 |  | Microcircuit, di:peripheral interface adptr | 04713 | MC6820(L OR P) |
| U29 | 156-0427-00 |  | MICROCIRCUIT, DI: PERIPHERAL INTERFACE ADPTR | 04713 | MC6820(L OR P) |
| U40 | 156-0716-00 |  | MICROCIRCUIT, di: Ram, $128 \times 8$ Static | 04713 | MCM6810S |
| 041 | 156-0716-00 |  | MICROCIRCUIT, DI: RAM, $128 \times 8$ Static | 04713 | MCM6810S |
| U42 | 156-0716-00 |  | MICROCIRCUIT, DI: RAM, $128 \times 8$ Static | 04713 | MCM6810S |
| U43 | 156-0716-00 |  | MICROCIRCUIT, di: Ram, 128 X 8 Static | 04713 | MCM6810S |
| 444 | 156-0145-00 |  | MICROCIRCUIT, DI: QUAD 2-INPUT POS NAND BFR | 80009 | 156-0145-00 |
| U45 | 156-0072-00 |  | MICROCIRCUIT, DI: MONOSTABLE MV, TTL, 14 dip | 01295 | SN74121(N OR J) |
| U113 | 160-0180-00 |  | MICROCIRCUIT, DI: $1024 \times 8$ STATIC, PRGM | 80009 | 160-0180-00 |
| U114 | 160-0179-00 |  | MICROCIRCUIT, DI: $1024 \times 8$ Static, PRGM | 80009 | 160-0179-00 |
| U115 | 160-0178-00 |  | MICROCIRCUIT, DI: $1024 \times 8$ Static, PRGM | 80009 | 160-0178-00 |
| U116 | 156-0061-00 |  | MICROCIRCUIT, DI: SGL, BCD TO DEC DECODER | 01295 | SN7442(N OR J) |
| 0117 | 156-0916-00 |  | MICROCIRCUIT, di: Eight 2-inP 3-State bfr | 80009 | 156-0916-00 |
| U118 | 156-0535-00 |  | MICROCIRCUIT, DI:TRI-STATE HEX BUFF | 27014 | DM8097M |
| U119 | 156-0531-00 |  | microcircuit, di: Quad unified bus xcvr | 27014 | DM8833N |
| U120 | 156-0531-00 |  | microcircuit, di: Quad unified bus xcvr | 27014 | DM8833N |
| U121 | 156-0427-00 |  | MICROCIRCUIT, DI: PERIPHERAL INTERFACE ADPTR | 04713 | MC6820(L OR P) |
| U122 | 156-0427-00 |  | MICROCIRCUIT, DI: PERIPHERAL INTERFACE ADPTR | 04713 | MC6820(L OR P) |
| U123 | 156-0427-00 |  | microcircuit, di: PERIPHERAL interface adptr | 04713 | MC6820(L OR P) |
| U125 | 156-0849-00 |  | MICROCIRCUIT, DI: QUAD Interface bus XSVR | 80009 | 156-0849-00 |
| U212 | 160-0177-00 |  | MICROCIRCUIT, DI: $1024 \times 8$ STATIC, PRGM | 80009 | 160-0177-00 |
| U213 | 160-0176-00 |  | MICROCIRCUIT, DI: $1024 \times 8$ STATIC, PRGM | 80009 | 160-0176-00 |
| U214 | 160-0175-00 |  | MICROCIRCUIT, DI: $1024 \times 8$ Static, PRGM | 80009 | 160-0175-00 |
| U215 | 160-0174-00 |  | MICROCIRCUIT, DI: 1024 X 8 STATIC, PRGM | 80009 | 160-0174-00 |
| U216 | 156-0078-00 |  | microcircuit, di: 1 Of 16 decoder-demux | 80009 | 156-0078-00 |
| U217 | 156-0058-00 |  | MICROCIRCUIT, DI: HEX. INVERTER | 80009 | 156-0058-00 |
| U218 | 156-0385-00 |  | MICROCIRCUIT, DI: HEX. INVERTER | 80009 | 156-0385-00 |
| U219 | 156-0535-00 |  | microcircuit, di: Tri-state hex buff | 27014 | DM8097M |
| U220 | 156-0426-00 |  | MICROCIRCUIT, DI:MICROPROCESSOR | 04713 | MC6800S |
| U225 | 156-0849-00 |  | MICROCIRCUIT, DI: QUAD INTERFACE BUS XSVR | 80009 | 156-0849-00 |
| U310 | 156-0402-00 |  | MICROCIRCUIT, LI: TIMER | 27014 | LM555CN |
| U311 | 156-0139-00 |  | MICROCIRCUIT, LI: dual line driver | 01295 | SN75150P |
| 0312 | 156-0285-00 |  | microcircuit, li: Voltage regulator | 27014 | LM340T-12 |
| U313 | 156-0382-00 |  | MICROCIRCUIT, di : Quad 2-InPut nand gate | 01295 | SN74LSOO(N OR J) |
| U314 | 156-0382-00 |  | MICROCIRCUIT, di : QUAD 2-InPut nand gate | 01295 | SN74LSOO(N OR J) |
| U315 | 156-0382-00 |  | MICROCIRCUIT, DI: QUAD 2-INPUT NAND GATE | 01295 | SN74LSOO(N OR J) |
| U316 | 156-0464-00 |  | microcircuit, di d dual 4 -Input nand gate | 07263 | 74LS20PC OR DC |
| U317 | 156-0464-00 |  | MICROCIRCUIT, di:dUAL 4 -INPUT NAND GATE | 07263 | 74LS20PC OR DC |
| U318 | 156-0535-00 |  | microcircuit, di: TRi-state hex buff | 27014 | DM8097M |


| Ckt No. | Tektronix Part No. | Serial/Model No. Eff Dscont | Name \& Description | Mfr Code | Mir Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| U319 | 156-0145-00 |  | MICROCIRCUIT, DI: QUAD 2-INPUT POS NAND BFR | 80009 | 156-0145-00 |
| U320 | 156-0535-00 |  | MICROCIRCUIT, DI:TRI-STATE HEX BUFF | 27014 | DM8097M |
| U321 | 156-0138-00 |  | MICROCIRCUIT, LI: CORE LINE RECEIVER | 01295 | SN75154N |
| U322 | 156-0383-00 |  | MICROCIRCUIT, DI: QUAD 2-INPUT NOR GATE | 80009 | 156-0383-00 |
| U323 | 156-0480-00 |  | MICROCIRCUIT, DI: QUAD 2-INPUT AND GATE | 01295 | SN74LS08(N OR J) |
| U324 | 156-0849-00 |  | MICROCIRCUIT, DI: QUAD INTERFACE BUS XSVR | 80009 | 156-0849-00 |
| U325 | 156-0849-00 |  | MICROCIRCUIT,DI: QUAD INTERFACE BUS XSVR | 80009 | 156-0849-00 |
| U413 | 156-0041-00 |  | MICROCIRCUIT, DI: DUAL D-TYPE FLIP-FLOP | 27014 | DM7474N |
| U414 | 156-0718-00 |  | MICROCIRCUIT, DI: TRIPLE 3-INP POS-NOR GATES | 80009 | 156-0718-00 |
| U418 | 156-0323-00 |  | MICROCIRCUIT, DI: HEX. INVERTER | 01295 | SN74S04N |
| U420 | 156-0206-00 |  | MICROCIRCUIT, DI: DUAL SCE/SINK MEM DRVR PR | 01295 | SN75325(N OR J) |
| Y416 | 158-0056-00 |  | XTAL UNIT, QTZ:4MHZ, 0.003\%, SEERIES | 34630 | 150-6070 |

# REPLACEABLE MECHANICAL PARTS 

## PARTS ORDERING INFORMATION

Replacement parts are available from or through your local Tektronix, Inc. Field Office or representative.

Changes to Tektronix instruments are sometimes made to accommodate improved components as they become available. and to give you the benefit of the latest circuit improvements developed in our engineering department. It is therefore important. when ordering parts, to include the following information in your order: Part number, instrument type or number, serial number, and modification number if applicable.

If a part you have ordered has been replaced with a new or improved part, your local Tektronix, Inc. Field Office or representative will contact you concerning any change in part number.

Change information, if any, is located at the rear of this manual.

## ITEM NAME

In the Parts List. an Item Name is separated from the description by a colon (:). Because of space limitations, an Item Name may sometimes appear as incomplete. For further Item Name identification, the U.S. Federal Cataloging Handbook H6-1 can be utilized where possible.

FIGURE AND INDEX NUMBERS
Items in this section are referenced by figure and index numbers to the illustrations.

## INDENTATION SYSTEM

This mechanical parts list is indented to indicate item relationships. Following is an example of the indentation system used in the description column

```
12345
Name \& Description
Assembly and'or Component
Attaching parts for Assembly and/or Component
...• END ATTACHING PARTS ....
Detail Part of Assembly and/or Component
Aftaching parts for Detail Part
\(\cdots \cdot \cdot\) END ATTACHING PARTS ....
Parts of Detail Part
Attaching parts for Parts of Detail Part
*** END ATTACHING PARTS ***
```

Attaching Parts always appear in the same indentation as the item it mounts, while the detail parts are indented to the right. Indented items are part of, and included with, the next higher indentation.

Attaching parts must be purchased separately, unless otherwise specified.

| Mfr. Code | CROSS INDEX - <br> Manufacturer | FR. CODE NUM <br> Address | NUFACTURER <br> City, State, Zip Code |
| :---: | :---: | :---: | :---: |
| 04919 05820 |  | 1 COMPONENT PARK 60 AUDUBON RD |  |
| 05820 | EG ANO G HAKEFIELD ENGINEERING MITE CORP AMATOY ELECTRONIC HAROHARE | 60 AUDUBON RD 446 BLAKE ST | MAKEFIELD MA 01880 |
| 06540 | MITE CORP MMATOM ELECTRONIC HARDHARE DIV | 446 BLAKE ST |  |
| 08261 | SPECTRA-STRIP AN ELTRA CO | 7100 LAMPSON AVE | GIRDEN GROVE Ca 92642 |
| 09922 | QURNOY CORP | RICHARDS ave | NORWALK CT 06852 |
| 22526 | OU PONT E I DE NEMOURS AND CO INC OU PONT CONNECTOR SYSTENS | 30 hunter lane | COMP HILL PA 17014 |
| 74868 | AMPHENOL R F OPERATIONS aN ALLIED CO | 33 E FRanklin St | DANBURY CT 06810 |
| 77900 | SHAKEPROOF <br> DIV OF ILLINOIS TOOL MORKS | SAINT CHARLES RD | ELGIN IL 60120 |
| 78189 | ILLINOIS TOOL HORKS INC SHAKEPROOF OIVISION | St Charles road | ELGIN IL 60120 |
| 80009 | tektronix Inc | 4900 S W GRIFFITH DR P 0 B0X 500 | BEAVERTON OR 97077 |
| 93907 TK0435 | TEXTRON INC caMcar oiv LEAIS SCREN CO | 600 18TH AVE 41145 PEORIA | ROCKFORD IL 61101 CHICAGO IL 60609 |

Fig. 8

| Index <br> No. | Tektronix <br> Part No. |
| :---: | :---: |
| $1-1$ | $380-0499-00$ |
| -2 | $211-0008-00$ |
| -3 | $211-0504-00$ |
| -4 | $134-0067-00$ |
| -5 | $214-1573-00$ |
| -6 | $380-0511-00$ |
| -7 | $210-0586-00$ |
| -8 | $211-0097-00$ |
| -9 | $211-0008-00$ |
| -10 | $386-3778-00$ |
| -11 | $211-0101-00$ |
| -12 | $198-3057-00$ |
| -13 | --1 |

-16 386-3370-01
$-17 \quad 131-0993-00$
-18 131-0608-00
-19 136-0623-00
-20 136-0260-02
-21 136-0269-0
-22 136-0514-00
-23 136-0252-07
$\begin{array}{ll}-24 & 214-0579-00 \\ -25 & -\end{array}$
$\begin{array}{ll}-26 & 210-0586-00 \\ -27 & 211-0097-00\end{array}$

| -28 | $214-1967-00$ |
| :--- | :--- |
| -29 | $136-0634-00$ |
| -30 | $136-0578-00$ |
| -31 | $129-0466-00$ |
| -32 | $211-0116-00$ |
| -33 | $129-0662-00$ |


| -34 | $211-0116-00$ |
| :--- | :--- |
| -35 | - |
| -36 | $131-0608-00$ |
| -37 | $136-0578-00$ |
| -38 | $136-0623-00$ |
| -39 | $136-0252-07$ |
| -40 | $136-0260-02$ |
| -41 | $136-0269-02$ |
| -42 | $214-0579-00$ |
| -43 | $175-0830-00$ |
| -44 | $352-0166-00$ |
| -45 | $131-0707-00$ |

070-2623-00
012-0630-01 B010100 8010273

4 (END ÁTTACHING PARTS)

1 HSG HALF, CONN: REAR ,ALUMINUM
(ATTACHING PARTS)

1 SUPPORT,CKT BO:GPIB INTERFACE
(ATTACHING PARTS)
2 SCREN, MACHINE: 4-40 X 0.25,FLH, 100 DEG, STL (END ATTACHING PARTS)
1 HIRE SET,ELEC:
1 CKT BOARD ASSY:MPU/GPIB(SEE A1 REPL) (ATTACHING PARTS)
2 SCR,ASSEM MSHR:4-40 $\times 0.312$, PNH, BRS , NP , POZ
2 SPACER, POST:1.213 L,4-40 INT/EXT, AL, 0.188 H EX
(END ATTACHING PARTS)
.CKT BOARD ASSY INCLUDES:
. PLATE, CONN MTG:REAR, K/HARDWARE
.BUS, CONDUCTOR:SHUNT ASSEMBLY,BLACK
.TERMINAL, PIN:0.365 L X 0.025 BRZ GLD PL
.SKT, PL-IN ELEK:CMPNT, 40 DIP, LON PROFILE
.SKT, PL-IN ELEK:MICROCKT, 16 OIP, LOH CL
.SKT, PL-IN ELEK:MICROCIRCUIT, 14 DIP
.SKT, PL-IN ELEK:MICROCIRCUIT, 8 DIP
.SOCKET,PIN CONN:W/O DIMPLE
.TERM,TEST POINT:BRS CD PL
. MICROCIRCUIT: (SEE U312 REPL)
. (ATTACHING PARTS)
. NUT , PL, ASSEN HA:4-40 $\times 0.25$, STL CD PL
.SCREN, MACHINE: 4-40 $\times 0.312$, PNH,STL

- (END ÁTTACHING PARTS)
. HEAT SINK, DIODE: (2)0.15 DIA HOLES, AL 05820 289-AB
.SKT , PL-IN ELEK:MICROCIRCUIT, 20 DIP
.SKT, PL-IN ELEK:MICROCIRCUIT,24 DIP,LOH PF
SPACER, POST:0.575 L, 4-40, NYLON, 0.375 00 (ATTACHING PARTS)
2 SCR, ASSEM NSHR:4-40×0.312, PNH, BRS ,NP, POZ
(END ATTACHING PARTS)
4 SPACER, POST:1.188 L, 4-40 EA END, AL, 0.188 HE $X$
(ATTACHING PARTS)
4 SCR , ASSEA NSHR: $4-40 \times 0.312$, PNH , BRS , NP , POZ
(END ATTACHING PARTS)
CKT BOARD ASSY:PIA/7001 (SEE A2 REPL)
.TERMINAL, PIN:0.365 L X 0.025 BRZ GLD PL
.SKT, PL-IN ELEK:MICROCIRCUIT, 24 OIP, LON PF
.SKT, PL-IN ELEK:CMPNT , 40 DIP,LON PROFILE
.SOCKET, PIN CONW:H/O DIMPLE
.SKT, PL-IN ELEK:MICROCKT, 16 OIP, LON CL
. SKT, PL-IN ELEK:MICROCIRCUIT,14 DIP
.TERM,TEST POINT:BRS CD PL
CABLE,SP ELEC:7,26 ANG, STRO, PVC JKT, RBN
HLDR, TERM CONN: 8 HIRE,BLACK
CONTACT , ELEC: 22-26 ANG ,BRS, CU BE GLD PL
STANOARO ACCESSORIES
MANUAL, TECH: INSTR
CABLE, INTCON:2.OM L
CABLE, INTCON:2.OM L

Mfr.
Code Mfr, Part No.
80009 380-0499-00
93907 ORDER BY OESCR
TKO435 ORDER BY DESCR

| 80009 | $134-0067-00$ |
| :--- | :--- |
| 06540 | $6130-S S-0632$ |
| 80009 | $380-0511-00$ |
|  |  |
| 78189 | $211-041800-00$ |
| TK0435 ORDER BY DESCR |  |
| 93907 | ORDER BY DESCR |
|  |  |
| 80009 | $386-3778-00$ |

TK0435 ORDER BY DESCR
80009 198-3057-00

77900 ORDER BY OESCR
80009 129-0661-00

80009 386-3370-01
22526 65474-005
22526 48283-036
09922 DILB40P-108
09922 DILB16P-108T
09922 DILB14P-108T
09922 DILB8P-108
22526 75060-012
80009 214-0579-00

78189 211-041800-00
TK0435 ORDER BY DESCR
05820 289-AB
09922 D1LB20P-108
09922 DILB24P-108
80009 129-0466-00
77900 ORDER BY DESCR
80009 129-0662-00

77900 ORDER BY DESCR

22526 48283-036
09922 D1LB24P-108
09922 OILB4OP-108
22526 75060-012
09922 DILB16P-108T
09922 OILB14P-108T
80009 214-0579-00
08261 111-2699-972
80009 352-0166-00
22526 47439-000
$\begin{array}{ll}80009 & 070-2623-00 \\ 04919 & 2024-2\end{array}$
74868 AC30147-102

Fig. 8

| Index <br> No. | Tektronix Part No. | Serial/Assembly No. Effective Dscont |  | Qty | 12345 | Name 8 | \& Description | Mfr. Code | Mfr. Part | No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1- | 012-0630-01 | 8010100 | 8100795 | 1 | CABLE, <br> COPTIO | $\mathrm{CCON}: 2.0 \mathrm{M}$ $31 \text { ONLY) }$ |  | 04919 | 2024-2 |  |
|  | 012-0630-03 | B100796 |  | 1 | cable. <br> COPTIO | $\begin{aligned} & \text { COON: } 2.0 \mathrm{M} \\ & 11 \text { ON(Y) } \end{aligned}$ |  | 74868 | AC30147-102 |  |




## MICROPROCESSING UNIT (MPU)

The MC6800 is a monolithic 8-bit microprocessor forming the central control function for Motorola's M6800 family. Compatible with TTL, the MC6800, as with all M6800 system parts, requires only one +5.0 -volt power supply, and no external TTL devices for bus interface.

The MC6800 is capable of addressing 65 K bytes of memory with its 16 -bit address lines. The 8 -bit data bus is bidirectional as well as 3 -state, making direct memory addressing and multiprocessing applications realizable.

- Eight-Bit Parallel Processing
- Bi-Directional Data Bus
- Sixteen-Bit Address Bus - 65K Bytes of Addressing
- 72 Instructions - Variable Length
- Seven Addressing Modes - Direct, Relative, Immediate, Indexed, Extended, Implied and Accumulator
- Variable Length Stack
- Vectored Restart
- Maskable Interrupt Vector
- Separate Non-Maskable Interrupt - Internal Registers Saved In Stack
- Six Internal Registers - Two Accumulators, Index Register, Program Counter, Stack Pointer and Condition Code Register
- Direct Memory Addressing (DMA) and Multiple Processor Capability
- Clock Rates as High as 1 MHz
- Simple Bus Interface Without TTL
- Halt and Single Instruction Execution Capability

$L$ SUFFIX
CERAMICPACKAGE
CASE 715

NOT SHOWN: P SUFFIX
PLASTIC PACKAGE
CASE 711


ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{S S}=0, \mathrm{~T}_{A}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise noted.)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{ll}\text { Input High Voltage } & \text { Logic } \\ & \phi 1, \phi 2\end{array}$ | $\begin{aligned} & V_{1 H} \\ & V_{I H C} \end{aligned}$ | $\begin{aligned} & V_{S S}+2.0 \\ & v_{C C}-0.3 \end{aligned}$ | - | $\begin{gathered} v_{C C} \\ v_{C C}+0.1 \end{gathered}$ | Vdc |
| $\begin{array}{ll}\text { Input Low Voltage } & \text { Logic } \\ & \phi 1, \phi 2\end{array}$ | $\begin{aligned} & V_{\text {IL }} \\ & V_{I L C} \end{aligned}$ | $\begin{aligned} & V_{S S}-0.3 \\ & V_{S S}-0.1 \end{aligned}$ | - | $\begin{aligned} & v_{S S}+0.8 \\ & v_{S S}+0.3 \end{aligned}$ | Vdc |
| Clock Overshoot/Undershoot - Input High Level <br> - Input Low Level | VOS | $\begin{aligned} & V_{C C}-0.5 \\ & V_{S S}-0.5 \end{aligned}$ | - | $\begin{aligned} & V_{C C}+0.5 \\ & V_{S S}+0.5 \end{aligned}$ | Vdc |
| $\begin{aligned} & \text { Input Leakage Current } \\ & \qquad\left(\mathrm{V}_{\text {in }}=0 \text { to } 5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\max \right) \\ & \left(\mathrm{V}_{\text {in }}=0 \text { to } 5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0.0 \mathrm{~V}\right) \end{aligned} \quad \text { Logic* } \quad \phi 1, \phi 28 .$ | 1 in | - | 1.0 - | $\begin{aligned} & 2.5 \\ & 100 \end{aligned}$ | $\mu$ Adc |
| Three-State (Off State) Input Current D0-D7 <br> $\left(\mathrm{V}_{\text {in }} 0.4\right.$ to $\left.2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\max \right)$ A0-A15,R/W | ITSI | - | $2.0$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ | $\mu \mathrm{Adc}$ |
| Output High Voltage  <br> $\left(I_{\text {Load }}=-205 \mu\right.$ Adc, $\left.V_{C C}=\min \right)$ D0-D7 <br> (I Load $=-145 \mu$ Adc, $\left.V_{C C}=\min \right)$ AO-A15,R/W,VMA <br> (I Load $=-100 \mu$ Adc, $\left.V_{C C}=\min \right)$ BA | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & V_{S S}+2.4 \\ & V_{S S}+2.4 \\ & V_{S S}+2.4 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | - | Vdc |
| $\begin{aligned} & \text { Output Low Voltage } \\ & \qquad\left(I_{\text {Load }}=1.6 \mathrm{mAdc}, \mathrm{~V}_{\mathrm{CC}}=\min \right) \end{aligned}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | - | $\mathrm{V}_{\mathrm{SS}}+0.4$ | Vdc |
| Power Dissipation | PD | - | 0.600 | 1.2 | W |
| Capacitance $\#$ $\phi 1, \phi 2$ <br> $\left(V_{\text {in }}=0, T_{A}=25^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}\right)$ TSC <br>  DBE <br>  DO-D7 <br>  Logic Inputs | $\mathrm{C}_{\text {in }}$ | 80 <br> - <br> - <br> - | $\begin{gathered} 120 \\ - \\ 7.0 \\ 10 \\ 6.5 \end{gathered}$ | $\begin{gathered} 160 \\ 15 \\ 10 \\ 12.5 \\ 8.5 \end{gathered}$ | pF |
| A0-A15,R/W,VMA | $\mathrm{C}_{\text {out }}$ | - | - | 12 | pF |
| Frequency of Operation | f | 0.1 | - | 1.0 | MHz |
| Clock Timing (Figure 1) <br> Cycle Time <br> Clock Pulse Width <br> (Measured at $\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ ) $\quad \phi 1$ <br> Total $\phi 1$ and $\phi 2$ Up Time <br> Rise and Fall Times $\phi 1, \phi 2$ <br> (Measured between $\mathrm{V}_{\mathrm{SS}}+0.3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ ) <br> Delay Time or Clock Separation (Measured at $\mathrm{V}_{\mathrm{OV}}=\mathrm{V}_{\mathrm{SS}}+0.5 \mathrm{~V}$ ) <br> Overshoot Duration | $\mathrm{t}_{\text {cyc }}$ | 1.0 | - | 10 | $\mu \mathrm{s}$ |
|  | $\mathrm{PW}_{\phi H}$ | $\begin{aligned} & 430 \\ & 450 \end{aligned}$ | - | $\begin{aligned} & 4500 \\ & 4500 \end{aligned}$ | ns |
|  | $t_{\text {ut }}$ | 940 | - | - | ns |
|  | ${ }^{\text {t }}{ }_{\phi r}, \mathrm{t}_{\phi}{ }^{\text {f }}$ | 5.0 | - | 50 | ns |
|  | ${ }^{t} d$ | 0 | - | 9100 | ns |
|  | ${ }^{\text {toS }}$ | 0 | - | 40 | ns |

*Except $\overline{\mathrm{RQ}}$ and $\overline{\mathrm{NMI}}$, which require $3 \mathrm{k} \Omega$ pullup load resistors for wire-OR capability at optimum operation.
\#Capacitances are periodically sampled rather than $100 \%$ tested.
FIGURE 1 - CLOCK TIMING WAVEFORM


## MC6800

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | Vdc |
| Input Voltage | $\mathrm{V}_{\text {in }}$ | -0.3 to +7.0 | Vdc |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance | $\theta \mathrm{JA}$ | 70 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

READ/WRITE TIMING Figures 2 and $3, f=1.0 \mathrm{MHz}$, Load Circuit of Figure 6 .

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Address Delay | ${ }^{\text {A }}$ AD | - | 220 | 300 | ns |
| Peripheral Read Access Time $\dot{t}_{\mathrm{acc}}=\mathrm{t}_{\mathrm{ut}}-\left(\mathrm{t}_{\mathrm{AD}}+\mathrm{t}_{\mathrm{DSR}}\right)$ | ${ }^{\text {tacc }}$ | - | - | 540 | ns |
| Data Setup Time (Read) | ${ }^{\text {t }}$ DSR | 100 | - | - | ns |
| Input Data Hold Time | ${ }^{\text {t }} \mathrm{H}$ | 10 | - | - | ns |
| Output Data Hold Time | ${ }_{\text {t }}^{\mathrm{H}}$ | 10 | 25 | - | ns |
| Address Hold Time (Address, R/W, VMA) | ${ }^{t} \mathrm{AH}$ | 50 | 75 | - | ns |
| Enable High Time for DBE Input | ${ }^{\text {t }} \mathrm{EH}$ | 450 | - | - | ns |
| Data Delay Time (Write) | ${ }^{\text {t D DW }}$ | - | 165 | 225 | ns |
| Processor Controls* <br> Processor Control Setup Time <br> Processor Control Rise and Fall Time <br> Bus Available Delay <br> Three State Enable <br> Three State Delay <br> Data Bus Enable Down Time During $\phi 1$ Up Time (Figure 3) <br> Data Bus Enable Delay (Figure 3) <br> Data Bus Enable Rise and Fall Times (Figure 3) |  | 200 - - - - 150 300 | - - - - - - - | $\begin{gathered} - \\ 100 \\ 300 \\ 40 \\ 700 \\ - \\ - \\ 25 \end{gathered}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ ns |

*Additional information is given in Figures 12 through 16 of the Family Characteristics - see pages 17 through 20.

FIGURE 2 - READ DATA FROM MEMORY OR PERIPHERALS


FIGURE 3 - WRITE IN MEMORY OR PERIPHERALS


Data Not Valid

FIGURE 5 - TYPICAL READ/WRITE, VMA, AND ADDRESS OUTPUT DELAY versus CAPACITIVE LOADING


MOTOROLA Semiconductor Products Inc.

FIGURE 6 - BUS TIMING TEST LOAD

$C=130 \mathrm{pF}$ for DO-D7
$=90 \mathrm{pF}$ for A0-A15, R/W, and VMA
$=30 \mathrm{pF}$ for BA
$R=11.7 \mathrm{k} \Omega$ for DO-D7
$=16.5 \mathrm{k} \Omega$ for $A 0-A 15, R / W$, and $V M A$
$=24 \mathrm{k} \Omega$ for $B A$

TYPICAL POWER SUPPLY CURRENT


FIGURE 8 - VARIATIONS WITH TEMPERATURE


EXPANDED BLOCK DIAGRAM


MOTOROLA Semiconductor Products Inc.

## MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor.

Clocks Phase One and Phase Two ( $\phi 1, \phi 2$ ) - Two pins are used for a two-phase non-overlapping clock that runs at the $\mathrm{V}_{\mathrm{C}}$ voltage level.

Address Bus (A0-A15) - Sixteen pins are used for the address bus. The outputs are three-state bus drivers capable of driving one standard TTL load and 130 pF . When the output is turned off, it is essentially an open circuit. This permits the MPU to be used in DMA applications.

Data Bus (D0-D7) - Eight pins are used for the data bus. It is bi-directional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130 pF .
$\overline{\text { Halt }}$ - When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the halt mode, the machine will stop at the end of an instruction, Bus Available will be at a one level, Valid Memory Address will be at a zero, and all other three-state lines will be in the three-state mode.

Transition of the $\overline{\text { Halt }}$ line must not occur during the last 250 ns of phase one. To insure single instruction operation, the Halt line must go high for one Clock cycle.

Three-State Control (TSC) - This input causes all of the address lines and the Read/Write line to go into the off or high impedance state. This state will occur 700 ns after TSC $=2.0 \mathrm{~V}$. The Valid Memory Address and Bus Available signals will be forced low. The data bus is not affected by TSC and has its own enable (Data Bus Enable). In DMA applications, the Three-State Control line should be brought high on the leading edge of the Phase One Clock. The $\phi 1$ clock must be held in the high state and the $\phi 2$ in the low state for this function to operate properly. The address bus will then be available for other devices to directly address memory. Since the MPU is a dynamic device, it can be held in this state for only $4.5 \mu$ s or destruction of data will occur in the MPU.

Read/Write (R/W) - This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read (high) or Write (low) state. The normal standby state $e_{\text {e }}$ of this signal is Read (high). Three-State Control going high will turn Read/Write to the off (high impedance) state. Also, when the processor is halted, it will be in the off state. This output is capable of driving one standard TTL load and 90 pF .

Valid Memory Address (VMA) - This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90 pF may be directly driven by this active high signal.

Data Bus Enable (DBE) - This input is the three-state control signal for the MPU data bus and will enable the bus drivers when in the high state. This input is TTL compatible; however in normal operation, it would be driven by the phase two clock. During an MPU read cycle, the data bus drivers will be disabled internally. When it is desired that another device control the data bus such as in Direct Memory Access (DMA) applications, DBE should be held low.

Bus Available (BA) - The Bus Available signal will normally be in the low state; when activated, it will go to the high state indicating that the microprocessor has stopped and that the address bus is available. This will occur if the Halt line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off state and other outputs to their normally inactive level. The processor is removed from the WAIT state by the occurrence of a maskable (mask bit $\mathrm{I}=0$ ) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF .
$\overline{\text { Interrupt Request }}(\overline{\mathbf{I R Q}})$ - This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16 -bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The $\overline{H a l t}$ line must be in the high state for interrupts to be serviced. Interrupts will be latched internally while $\overline{\text { Halt }}$ is low.

The $\overline{\mathrm{IRO}}$ has a high impedance pullup device internal to the chip; however a $3 \mathrm{k} \Omega$ external resistor to $\mathrm{V}_{\mathrm{CC}}$ should be used for wire-OR and optimum control of interrupts.
$\overline{\text { Reset }}$ - This input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial start-up of the processor. If a high level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (FFFE, FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by $\overline{\mathrm{RO}}$.

Figure 9 shows the initialization of the microprocessor after restart. $\overline{R e s e t}$ must be held low for at least eight clock periods after $V_{C C}$ reaches 4.75 volts. If $\overline{\text { Reset }}$ goes high prior to the leading edge of $\phi 2$, on the next $\phi 1$ the first restart memory vector address (FFFE) will appear on the address lines. This location should contain the higher order eight bits to be stored into the program counter. Following, the next address FFFF should contain the lower order eight bits to be stored into the program counter.
$\overline{\text { Non-Maskable Interrupt }}(\overline{\mathrm{NMI}})$ - A low-going edge on this input requests that a non-mask-interrupt sequence be generated within the processor. As with the Interrupt $\overline{R e q u e s t ~ s i g n a l, ~ t h e ~ p r o c e s s o r ~ w i l l ~ c o m p l e t e ~ t h e ~ c u r r e n t ~}$ instruction that is being executed before it recognizes the $\overline{\mathrm{NMI}}$ signal. The interrupt mask bit in the Condition Code Register has no effect on $\overline{\text { NMI. }}$

The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. At the end of the cycle, a 16 -bit address will be loaded that points to a vectoring address which is located in memory locations FFFC and FFFD. An address loaded at these locations causes the MPU to branch to a nonmaskable interrupt routine in memory.
$\overline{\mathrm{NMI}}$ has a high impedance pullup resistor internal to the chip; however a $3 \mathrm{k} \Omega$ external resistor to $V_{C C}$ should be used for wire-OR and optimum control of interrupts.

Inputs $\overline{\mathrm{RQ}}$ and $\overline{\mathrm{NMI}}$ are hardware interrupt lines that are sampled during $\phi 2$ and will start the interrupt routine on the $\phi 1$ following the completion of an instruction.

Figure 10 is a flow chart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.

FIGURE 9 - INITIALIZATION OF MPU AFTER RESTART


TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

| Vector |  |
| :---: | :---: |
| MS LS | Description |
| FFFE FFFF | Restart |
| FFFC FFFD | Non-maskable Interrupt |
| FFFA FFFB | Software Interrupt |
| FFF8 FFF9 | Interrupt Request |



## MPU REGISTERS

The MPU has three 16 -bit registers and three 8 -bit registers available for use by the programmer (Figure 11).

Program Counter - The program counter is a two byte (16-bits) register that points to the current program address.

Stack Pointer - The stack pointer is a two byte register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access Read/Write memory that may
have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

Index Register - The index register is a two byte register that is used to store data or a sixteen bit memory address for the Indexed mode of memory addressing.

Accumulators - The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).
$\qquad$

FIGURE 11 - PROGRAMMING MODEL OF THE MICROPROCESSING UNIT


FIGURE 12 - SAVING THE STATUS OF THE MICROPROCESSOR IN THE STACK


Condition Code Register - The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and half carry from bit $3(\mathrm{H})$ : These bits of the Cóndition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (1). The unused bits of the Condition Code Register (b6 and b7) are ones.

Figure 12 shows the order of saving the microprocessor status within the stack.

## MPU INSTRUCTION SET

The MC6800 has a set of 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions (Tables 2 thru 6).

## MPU ADDRESSING MODES

The MC6800 eight-bit microprocessing unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 7 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 1 MHz , these times would be microseconds.

Accumulator (ACCX) Addressing - In accumulator only addressing, either accumulator $A$ or accumulator $B$ is specified. These are one-byte instructions.

Immediate Addressing - In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MPU addresses
this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.

Direct Addressing - In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random access memory. These are two-byte instructions.

Extended Addressing - In extended addressing, the address contained in the second byte of the instruction is used as the higher eight-bits of the address of the operand. The third byte of the instruction is used as the lower eight-bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

Indexed Addressing - In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MPU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

Implied Addressing - In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

Relative Addressing - In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of -125 to +129 bytes of the present instruction. These are twobyte instructions.

TABLE 2 - MICROPROCESSOR INSTRUCTION SET - ALPHABETIC SEQUENCE

| ABA | Add Accumulators | CLR | Clear | PUL | Pull Data |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADC | Add with Carry | CLV | Clear Overflow | ROL | Rotate Left |
| ADD | Add | CMP | Compare | ROR | Rotate Right |
| AND | Logical And | COM | Complement | RTI | Return from Interrupt |
| ASL | Arithmetic Shift Left | CPX | Compare Index Register | RTS | Return from Subroutine |
| ASR | Arithmetic Shift Right | DAA | Decimal Adjust | SBA | Subtract Accumulators |
| BCC | Branch if Carry Clear | DEC | Decrement | SBC | Subtract with Carry |
| BEQ | Branch if Carry Set | DES | Decrement Stack Pointer | SEC | Set Carry |
| BGE | Branch if Greater or Equal Zero | DEX | Decrement Index Register | SEI | Set Interrupt Mask |
| BGT | Branch if Greater than Zero | EOR | Exclusive OR | SEV | Set Overflow |
| BHI | Branch if Higher | INC | Increment | STA |  |
| BIT | Bit Test | INS | Increment Stack Pointer | STX | Store Index Register |
| BLE | Branch if Less or Equal | INX | Increment Index Register | SUB | Subtract |
| BLS | Branch if Lower or Same Branch if Less than Zero | JMP | Jump | SWI | Software Interrupt |
| BMI | Branch if Minus | JSR | Jump to Subroutine | TAB | Transfer Accumulators |
| BNE | Branch if Not Equal to Zero | LDA | Load Accumulator | TAP | Transfer Accumulators to Condition Code Reg. |
| BPL | Branch if Plus | LDS | Load Stack Pointer | TBA | Transfer Accumulators |
| BRA | Branch Always | LDX | Load Index Register | TPA | Transfer Condition Code Reg. to Accumulator |
| BSR | Branch to Subroutine | LSR | Logical Shift Right | TST | Test |
| BVC | Branch if Overflow Clear | NEG | Negate | TSX |  |
| BVS | Branch if Overflow Set | NOP | No Operation | TXS | Transfer Index Register to Stack Pointer |
| $\begin{aligned} & \text { CBA } \\ & \text { CLC } \end{aligned}$ | Compare Accumulators Clear Carry | ORA | Inclusive OR Accumulator | WAI | Wait for Interrupt |
| CLI | Clear Interrupt Mask | PSH | Push Data |  |  |

## TABLE 3 - ACCUMULATOR AND MEMORY INSTRUCTIONS

| OPERATIONS | MNEMONIC | ADDRESSING MODES |  |  |  |  |  |  |  |  |  |  |  |  |  |  | BOOLEAN/ARITHMETIC OPERATION <br> (All register labels refer to contents) | COND. CODE REG. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IMMED |  |  | DIRECT |  |  | INDEX |  |  | EXTND |  |  | IMPLIED |  |  |  | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  | OP | $\sim$ | $=$ | OP | $\cdots$ | $=$ | OP | - | $=$ | OP | $\sim$ | $=$ | OP | $\sim$ | $=$ |  | H | 1 | N | 2 | V | C |
| Add | ADDA | 3B | 2 | 2 | 9B | 3 |  | AB | 5 |  |  |  |  |  |  |  | $A+M \rightarrow A$ | ! | - | 1 | t | 1 | $t$ |
|  | ADDB | CB | 2 | 2 | DB | 3 | 2 | EB | 5 | 2 |  | 4 | 3 |  |  |  | $B+M \rightarrow B$ | $t$ | - | 1 | 1 | $t$ | $\ddagger$ |
| Add Acmitrs | ABA |  |  |  |  |  |  |  |  |  |  |  |  | 1 B | 2 | 1 | $A+B \rightarrow A$ | $t$ | - | $\dagger$ | $t$ | $\dagger$ | $\ddagger$ |
| Add with Carry | ADCA | 89 | 2 | 2 | 99 | 3 | 2 | A9 | 5 | 2 |  | 4 | 3 |  |  |  | $A+M+C \rightarrow A$ | $\dagger$ | - | t | $t$ | ! | $\dagger$ |
|  | ADCB | C9 | 2 | 2 | D9 | 3 | 2 | E9 | 5 | 2 |  | 4 | 3 |  |  |  | $B+M+C \rightarrow B$ | ! | - | $\ddagger$ | ! | $t$ | ! |
| And | ANDA | 84 | 2 | 2 | 94 | 3 | 2 | A4 | 5 | 2 |  | 4 | 3 |  |  |  | $A \cdot M \rightarrow A$ | - | - | $t$ | 1 | R | - |
|  | ANDB | C4 | 2 | 2 | D4 | 3 | 2 | E4 | 5 | 2 |  | 4 | 3 |  |  |  | $B \cdot M \rightarrow B$ | - | - | $t$ | $t$ | R | - |
| Bit Test | BITA | 85 | 2 | 2 | 95 | 3 | 2 | A5 | 5 | 2 |  | 4 | 3 |  |  |  | A. M | - | - | $\ddagger$ | $t$ | R | - |
|  | BITB | C5 | 2 | 2 | D5 | 3 | 2 | E5 | 5 | 2 |  | 4 | 3 |  |  |  | B $\cdot \mathrm{M}$ | - | - | $t$ | $\dagger$ | R | - |
| Clear | CLR |  |  |  |  |  |  | 6 F | 7 | 2 |  | 6 | 3 |  |  |  | OO $\rightarrow$ M | - | - | R | S | R | $R$ |
|  | CLRA |  |  |  |  |  |  |  |  |  |  |  |  | 4F | 2 | 1 | $00 \rightarrow$ A | - | - | R | S | R | R |
|  | CLRB |  |  |  |  |  |  |  |  |  |  |  |  | 5 F | 2 | 1 | $00 \rightarrow B$ | - | - | R | S | R | $R$ |
| Compare | CMPA | 81 | 2 | 2 | 91 | 3 | 2 | A1 | 5 | 2 | B1 | 4 | 3 |  |  |  | A - M | - | - | 1 | $t$ | $\pm p$ | t |
|  | CMPB | C1 | 2 | 2 | D1 | 3 | 2 | E1 | 5 | 2 | F1 | 4 | 3 |  |  |  | $B-M$ | - | - | $t$ | t | 1 | $\dagger$ |
| Compare Acmltrs | CBA |  |  |  |  |  |  |  |  |  |  |  |  | 11 | 2 | 1 | A - B | - | - | 1 | $\ddagger$ | $\stackrel{1}{\square}$ | $\ddagger$ |
| Complement, 1's | COM |  |  |  |  |  |  | 63 | 7 | 2 | 73 | 6 | 3 |  |  |  | $\bar{M} \rightarrow M$ | - | - | 1 | $\ddagger$ | R | S |
|  | COMA |  |  |  |  |  |  |  |  |  |  |  |  | 43 | 2 | 1 | $\overline{\mathrm{A}} \rightarrow \mathrm{A}$ | - | - | $t$ | $\dagger$ | R | S |
|  | COMB |  |  |  |  |  |  |  |  |  |  |  |  | 53 | 2 | 1 | $\bar{B} \rightarrow B$ | - | - | $t$ | $\dagger$ | R | S |
| Complement, 2's (Negate) | NEG |  |  |  |  |  |  | 60 | 7 | 2 | 70 | 6 | 3 |  |  |  | $00-M \rightarrow M$ | - | - | $t$ |  | (1) | (2) |
|  | NEGA |  |  |  |  |  |  |  |  |  |  |  |  | 40 | 2 | 1 | $00-A \rightarrow A$ | - | - | $\dagger$ |  | (1) | (2) |
|  | NEGB |  |  |  |  |  |  |  |  |  |  |  |  | 50 | 2 | 1 | $00-B \rightarrow B$ | - | - | $t$ |  | (1) | (2) |
| Decimal Adjust, A | DAA |  |  |  |  |  |  |  |  |  |  |  |  | 19 | 2 | 1 | Converts Binary Add. of BCD Characters into BCD Format | - | - | $t$ | $\ddagger$ | 1 | (3) |
| Decrement | DEC |  |  |  |  |  |  | 6 A | 7 | 2 | 7A | 6 | 3 |  |  |  | $M-1 \rightarrow M$ | - | - | $t$ | $\dagger$ | 4 | - |
|  | DECA |  |  |  |  |  |  |  |  |  |  |  |  | 4A | 2 | 1 | $A-1 \rightarrow A$ | - | - | $t$ | $\dagger$ | 4 | - |
|  | DECB |  |  |  |  |  |  |  |  |  |  |  |  | 5A | 2 | 1 | $B-1 \rightarrow B$ | - | - | $t$ | $\dagger$ | 4 | - |
| Exclusive 0 R | EORA | 88 | 2 | 2 | 98 | 3 | 2 | A8 | 5 | 2 | B8 | 4 | 3 |  |  |  | $A \oplus M \rightarrow A$ | - | - | $t$ | $\dagger$ | R | - |
|  | EORB | C8 | 2 | 2 | D8 | 3 | 2 | E8 | 5 | 2 |  |  | 3 |  |  |  | $B \oplus M \rightarrow B$ | - | - | $t$ | $\ddagger$ | R | - |
| Increment | INC |  |  |  |  |  |  | 6 C | 7 | 2 |  | 6 | 3 |  |  |  | $M+1 \rightarrow M$ | - | - | $t$ |  | (5) | - |
|  | INCA |  |  |  |  |  |  |  |  |  |  |  |  | 4 C | 2 | 1 | $A+1 \rightarrow A$ | - | - | 1 | $\dagger$ | (5) | - |
|  | INCB |  |  |  |  |  |  |  |  |  |  |  |  | 5 C | 2 | 1 | $B+1 \rightarrow B$ | - | - | 1 |  | (5) | - |
| Load Acinltr | LDAA |  | 2 | 2 | 96 | 3 | 2 | A6 | 5 | 2 | B6 | 4 | 3 |  |  |  | $\mathrm{M} \rightarrow \mathrm{A}$ | - | - | 1 | $\ddagger$ | R | - |
|  | LDAB | C6 | 2 | 2 | D6 | 3 | 2 | E6 | 5 | 2 |  | 4 | 3 |  |  |  | $M \rightarrow B$ | - | - | 1 | $t$ | R | - |
| Or, Inclusive | ORAA | 8A | 2 | 2 | 9A | 3 | 2 | AA | 5 | 2 |  |  | 3 |  |  |  | $A+M \rightarrow A$ | - | - | $t$ | t | R | - |
|  | ORAB | CA | 2 | 2 | DA | 3 | 2 | EA | 5 | 2 | FA |  | 3 |  |  |  | $B+M \rightarrow B$ | - | - | 1 | $t$ | R | - |
| Push Data | PSHA |  |  |  |  |  |  |  |  |  |  |  |  | 36 | 4 | 1 | $A \rightarrow M_{S P}, S P-1 \rightarrow S P$ | - | - | - | - | - | - |
|  | PSHB |  |  |  |  |  |  |  |  |  |  |  |  | 37 | 4 | 1 | $B \rightarrow M_{S P}, S P-1 \rightarrow S P$ | - | - | - | - | - | - |
| Pull Data | PULA |  |  |  |  |  |  |  |  |  |  |  |  | 32 | 4 | 1 | $\mathrm{SP}+1 \rightarrow \mathrm{SP}, \mathrm{MSP} \rightarrow \mathrm{A}$ | - | - | - | - | - | - |
|  | PULB |  |  |  |  |  |  |  |  |  |  |  |  | 33 | 4 | 1 | $\mathrm{SP}+1 \rightarrow \mathrm{SP}, \mathrm{MSP} \rightarrow \mathrm{B}$ | - | - | - |  | $\bullet$ | - |
| Rotate Left | ROL |  |  |  |  |  |  | 69 | 7 | 2 | 79 | 6 | 3 |  |  |  |  | - | - | $t$ |  | (6) | $t$ |
|  | ROLA |  |  |  |  |  |  |  |  |  |  |  |  | 49 | 2 | 1 | $A\} \square-\square 110-$ | - | - | $t$ |  | (6) | 1 |
|  | ROLB |  |  |  |  |  |  |  |  |  |  |  |  | 59 | 2 | 1 | B C b7 $\quad \mathrm{b} 0$ | - | - | 1 |  | (6) | $t$ |
| Rotate Right | ROR |  |  |  |  |  |  | 66 | 7 | 2 | 76 | 6 | 3 |  |  |  | M $\square$ | - | - | $t$ | $\dagger$ ¢ | (6) | $\ddagger$ |
|  | RORA |  |  |  |  |  |  |  |  |  |  |  |  | 46 | 2 | 1 | A $\square \rightarrow \square$ - ITITIT | - | - | $\uparrow$ | $\pm$ | (6) | 1 |
|  | RORB |  |  |  |  |  |  |  |  |  |  |  |  | 56 | 2 | 1 | B C b7 $\rightarrow$ b0 | - | - | $t$ |  | (6) | 1 |
| Shift Left, Arithmetic | ASL |  |  |  |  |  |  | 68 | 7 | 2 | 78 | 6 | 3 |  |  |  | M - | - | - | $t$ | 1 | (6) | 1 |
|  | ASLA |  |  |  |  |  |  |  |  |  |  |  |  | 48 | 2 | 1 | A ${ }^{\text {a }}$ - प1111-0 | - | - | $\dagger$ |  | (6) | $t$ |
|  | ASLB |  |  |  |  |  |  |  |  |  |  |  |  | 58 | 2 | 1 | B $\quad$ C b7 b0 | - | - | 1 |  | (6) | $t$ |
| Shift Right, Arithmetic | ASR |  |  |  |  |  |  | $6 \%$ | 7 | 2 | 77 | 6 | 3 |  |  |  | $\mathrm{M} \rightarrow \square \rightarrow$ | - | - | $t$ | 1 | (6) | $t$ |
|  | ASRA |  |  |  |  |  |  |  |  |  |  |  |  | 47 | 2 | 1 | A - -111111 - | - | - | $t$ |  | (6) | i |
|  | ASRB |  |  |  |  |  |  |  |  |  |  |  |  | 57 | 2 | 1 | B b7 b0 C | - | - | t |  | (6) | $t$ |
| Shift Right, Logic | LSR |  |  |  |  |  |  | 64 | 7 | 2 | 74 | 6 | 3 |  |  |  | $\mathrm{M} \boldsymbol{0}$ - | - | - | R | ! | (6) | $t$ |
|  | LSRA |  |  |  |  |  |  |  |  |  |  |  |  | 44 | 2 | 1 | A $0 \rightarrow$ प1110 $-\square$ | - | - | R | , | (6) | $t$ |
|  | LSRB |  |  |  |  |  |  |  |  |  |  |  |  | 54 | 2 | 1 | B $\mathrm{B}^{\text {b7 }}$ b0 C | - | - | R | $!$ | (6) | $t$ |
| Store Acmitr. | STAA |  |  |  | 97 | 4 | 2 | A7 | 6 | 2 | B7 | 5 | 3 |  |  |  | $A \rightarrow M$ | - | - | 1 | $t$ | R | - |
|  | STAB |  |  |  | 07 | 4 | 2 | E7 | 6 | 2 | F7 |  | 3 |  |  |  | $B \rightarrow M$ | - | - | 1 | , | R | - |
| Subtract | SUBA | 80 | 2 | 2 | 90 | 3 | 2 | A0 | 5 | 2 | B0 |  | 3 |  |  |  | $A-M-A$ | - | $\bullet$ | 1 | : | , | ! |
|  | SUBB | CO | 2 | 2 | D0 | 3 | 2 | E0 | 5 | 2 | F0 | 4 | 3 |  |  |  | $B-M \rightarrow B$ | - | - | . | , | $!$ | ! |
| Subtract Acmitrs. | SBA |  |  |  |  |  |  |  |  |  |  |  |  | 10 | 2 | 1 | $A-B \rightarrow A$ | - | - | ! | , | ! | ! |
| Subtr. with Carry | SBCA | 82 | 2 | 2 | 92 | 3 | 2 | A2 | 5 | 2 | B2 | 4 | 3 |  |  |  | $A-M-C \rightarrow A$ | - | - | , | , | $\pm$ | $t$ |
|  | SBCB | C2 | 2 | 2 | D2 | 3 | 2 | E2 | 5 | 2 | F2 | 4 | 3 |  |  |  | $B-M-C \rightarrow B$ | - | - | . | $t$ | i | $t$ |
| Transfer Acmilts | TAB |  |  |  |  |  |  |  |  |  |  |  |  | 16 | 2 | 1 | $A \rightarrow B$ | - | - | , | , | R | - |
|  | TBA |  |  |  |  |  |  |  |  |  |  |  |  | 17 | 2 | 1 | $B \rightarrow A$ | - | - | , | 1 | R | - |
| Test, Zero or Minus | TST |  |  |  |  |  |  | 6 D | 7 | 2 | 70 | 6 | 3 |  |  |  | M - 00 |  | - | $t$ | , | R | 8 |
|  | TSTA |  |  |  |  |  |  |  |  |  |  |  |  | 4 D | 2 | 1 | A - 00 | - | - | t | , | R | R |
|  | TSTB |  |  |  |  |  |  |  |  |  |  |  |  | 50 | 2 | 1 | B -00 | - | - |  |  | R | R |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | H | 1 | N | Z | V | C |


| OP | Operation Code (Hexadecimal); | + | Boolean Inclusive OR; |
| :---: | :---: | :---: | :---: |
| - | Number of MPU Cycles; | ${ }^{+}$ | Boolean Exclusive OR; |
| $=$ | Number of Program Bytes; | $\bar{M}$ | Complement of M : |
| + | Arithmetic Plus; | $\rightarrow$ | Transfer Into: |
| - | Arithmetic Minus; | 0 | Bit $=$ Zero; |
| - | Boulean ANO; | 00 | Byte $=$ Zero; |
|  | Contents of memory focation poin |  |  |

Note - Accumulator addressing mode instructions are included in the column for IMPLIED addressing

CONDITION CODE SYMBOLS

| H | Half-carry from bit 3; |
| :--- | :--- |
| I | Interrupt mask |
| N | Negative (sign bit) |
| Z | Zero (byte) |
| V | Overflow, 2's complement |
| C | Carry frombit 7 |
| R | Reset Always |
| S | Set Always |
| ! | Test and set if true, cleared otherwise |
| - | Not Affected |

TABLE 4 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

| POINTER OPERATIONS | MNEMONIC | IMMED |  |  | DIRECT |  |  | INDEX |  |  | EXTND |  |  | IMPLIED |  |  | BOOLEAN/ARITHMETIC OPERATION | COND. CODE REG. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 5 | 4 | 3 |  |  |  | 2 | 1 | 0 |  |  |  |  |
|  |  | OP | $\sim$ | \# |  |  |  | OP | $\sim$ | \# |  |  |  | OP | $\sim$ | \# |  | OP | $\sim$ | $\pm$ | OP | $\sim$ | $\pm$ | H | 1 | N | Z | $v$ | C |
| Compare Index Reg | CPX | 8C | 3 | 3 | 9C | 4 | 2 | AC | 6 | 2 | EC | 5 | 3 |  |  |  | $X_{H}-M, X_{L}-(M+1)$ | $\bullet$ | - | (7) | $\pm$ | 8 |  |
| Decrement Index Reg | DEX |  |  |  |  |  |  |  |  |  |  |  |  | 09 | 4 | 1 | $\mathrm{X}-1 \rightarrow \mathrm{x}$ | - |  |  | $\pm$ | - |  |
| Decrement Stack Pntr | DES |  |  |  |  |  |  |  |  |  |  |  |  | 34 | 4 | 1 | SP - $1 \rightarrow$ SP | - |  |  | - | - |  |
| Increment Index Reg | INX |  |  |  |  |  |  |  |  |  |  |  |  | 08 | 4 | 1 | $\mathrm{X}+1 \rightarrow \mathrm{X}$ | - |  |  |  | - |  |
| Increment Stack Pntr | INS |  |  |  |  |  |  |  |  |  |  |  |  | 31 | 4 | 1 | $\mathrm{SP}+1 \rightarrow \mathrm{SP}$ | - | - |  | - | - |  |
| Load Index Reg | LDX | CE | 3 | 3 | DE | 4 | 2 | EE | 6 | 2 | FE | 5 | 3 |  |  |  | $M \rightarrow X_{H},(M+1) \rightarrow X_{L}$ | $\bullet$ |  | (9) | $\ddagger$ | R |  |
| Load Stack Pntr | LDS | 8 E | 3 | 3 | 9E | 4 | 2 | AE | 6 | 2 | BE | 5 | 3 |  |  |  | $\mathrm{M} \rightarrow \mathrm{SP}_{\mathrm{H}},(\mathrm{M}+1) \rightarrow \mathrm{SP}_{\mathrm{L}}$ | - |  | (9) | $t$ | R |  |
| Store Index Reg | STX |  |  |  | DF | 5 | 2 | EF | 7 | 2 | FF | 6 | 3 |  |  |  | $X_{H} \rightarrow M, X_{L} \rightarrow(M+1)$ | - |  | (9) | I | R |  |
| Store Stack Pntr | STS |  |  |  | 9 F | 5 | 2 | AF | 7 | 2 | BF | 6 | 3 |  |  |  | $\mathrm{SP}_{\mathrm{H}} \rightarrow \mathrm{M}, \mathrm{SP}_{L} \rightarrow(\mathrm{M}+1)$ | - |  | (9) | $t$ | R |  |
| Indx Reg $\rightarrow$ Stack Pntr | TXS |  |  |  |  |  |  |  |  |  |  |  |  | 35 | 4 | 1 | $\mathrm{X}-1 \rightarrow \mathrm{SP}$ | - | - | - | - | - |  |
| Stack Pntr $\rightarrow$ Indx Reg | TSX |  |  |  |  |  |  |  |  |  |  |  |  | 30 | 4 | 1 | $S P+1 \rightarrow X$ | - | - | - | - | - |  |

TABLE 5- JUMP AND BRANCH INSTRUCTIONS

*WAI puts Address Bus, R/W, and Data Bus in the three-state mode while VMA is held low.

## SPECIAL OPERATIONS

JSR, JUMP TO SUBROUTINE:


BSR, BRANCH TO SUBROUTINE:




JMP, JUMP:


RTS, RETURN FROM SUBROUTINE:


RTI, RETURN FROM INTERRUPT:


| $\frac{S P}{S P}$ | Stack |
| :---: | :---: |
|  |  |
| SP + 1 | Condition Code |
| SP + 2 | Acmitr B |
| SP +3 | Acmitr A |
| SP +4 | Index Register ( $\mathrm{X}_{\mathrm{H}}$ ) |
| SP + 5 | Index Register ( $\mathrm{XL}_{\text {L }}$ ) |
| SP + 6 | $\mathrm{N}_{\mathrm{H}}$ |
| $\rightarrow \mathrm{SP}+7$ | NL |



TABLE 6 - CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

| OPERATIONS | MNEMONIC |  |  |  | BOOLEAN OPERATION | COND. CODE REG. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IMPLIED |  |  |  | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  | OP | $\sim$ | \# |  | H | 1 | N | Z | v | C |
| Clear Carry | CLC | OC | 2 | 1 | $0 \rightarrow$ C | - | - | - | - | - | R |
| Clear Interrupt Mask | CLI | OE | 2 | 1 | $0 \rightarrow 1$ | - | R | - | $\bullet$ | - | $\bullet$ |
| Clear Overflow | CLV | OA | 2 | 1 | $0 \rightarrow \mathrm{~V}$ | - | - | - | - | R | - |
| Set Carry | SEC | 0 D | 2 | 1 | $1 \rightarrow \mathrm{C}$ | - | - | - | - | - | S |
| Set Interrupt Mask | SEI | OF | 2 | 1 | $1 \rightarrow 1$ | - | S | $\bullet$ | - | - | $\bullet$ |
| Set Overflow | SEV | OB | 2 | 1 | $1 \rightarrow \mathrm{~V}$ | - | - | - | - | S | $\bullet$ |
| Acmitr $A \rightarrow$ CCR | TAP | 06 | 2 | 1 | $\mathrm{A} \rightarrow \mathrm{CCR}$ |  |  |  |  |  |  |
| $C C R \rightarrow$ Acmitr $A$ | TPA | 07 | 2 | 1 | $\mathrm{CCR} \rightarrow \mathrm{A}$ | - | - | -1 | - | - | - |

CONDITION CODE REGISTER NOTES: (Bit set if test is true and cleared otherwise)

| 1 | (Bit V) | Test: Result $=10000000$ ? | 7 | (Bit N) | Test: Sign bit of most significant (MS) byte $=1$ ? |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | (Bit C) | Test: Result $=00000000$ ? | 8 | (Bit V) | Test: 2's complement overflow from subtraction of MS bytes? |
| 3 | (Bit C) | Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set.) | 10 | (Bit N) <br> (All) | Test: Result less than zero? (Bit $15=1$ ) <br> Load Condition Code Register from Stack. (See Special Operations) |
| 4 | (Bit V) | Test: 0 perand $=10000000$ prior to execution? | 11 | (Bit I) | Set when interrupt occurs. If previously set, a Non-Maskable |
| 5 | (Bit V) | Test: 0 perand $=01111111$ prior to execution? |  |  | Interrupt is required to exit the wait state. |
| 6 | (Bit V) | Test: Set equal to result of $\mathrm{N} \oplus \mathrm{C}$ after shift has occurred. | 12 | (All) | Set according to the contents of Accumulator A . |

TABLE 7 - INSTRUCTION ADDRESSING MODES AND ASSOCIATED EXECUTION TIMES
(Times in Machine Cycles)


NOTE: Interrupt time is 12 cycles from the end of
the instruction being executed, except following a WAI instruction. Then it is 4 cycles.



MOTOROLA Semiconductor Products Inc.

## SUMMARY OF CYCLE BY CYCLE OPERATION

Table 8 provides a detailed description of the information present on the Address Bus, Data Bus, Valid Memory Address line (VMA), and the Read/Write line (R/W) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hard-
ware as the control program is executed. The information is categorized in groups according to Addressing Mode and Number of Cycles per instruction. (In general, instructions with the same Addressing Mode and Number of Cycles execute in the same manner; exceptions are indicated in the table.)

TABLE 8 - OPERATION SUMMARY

| Address Mode and Instructions | Cycles | $\begin{gathered} \text { Cycle } \\ \# \end{gathered}$ | VMA Line | Address Bus | $\begin{aligned} & \text { R/W } \\ & \text { Line } \end{aligned}$ | Data Bus |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IMMEDIATE |  |  |  |  |  |  |
| ADC EOR <br> ADD LDA <br> AND ORA <br> BIT SBC <br> CMP SUB | 2 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 | $1$ | $\begin{aligned} & \hline \text { Op Code } \\ & \text { Operand Data } \end{aligned}$ |
| $\begin{array}{\|l} \hline \text { CPX } \\ \text { LDS } \\ \text { LDO } \end{array}$ | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | $1$ | Op Code Address <br> Op Code Address + 1 <br> Op Code Address + 2 | $1$ | Op Code <br> Operand Data (High Order Byte) <br> Operand Data (Low Order Byte) |

DIRECT

| ADC EOR <br> ADD LDA <br> AND ORA <br> BIT SBC <br> CMP SUB | 3 | 1 2 3 | $1$ | Op Code Address <br> Op Code Address + 1 <br> Address of Operand | 1 | Op Code <br> Address of Operand Operand Data |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} \hline \text { CPX } \\ \text { LDS } \\ \text { LDX } \end{array}$ | 4 | 1 2 3 4 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Address of Operand <br> Operand Address + 1 | 1 1 1 1 | Op Code <br> Address of Operand <br> Operand Data (High Order Byte) <br> Operand Data (Low Order Byte) |
| STA | 4 | 2 | 0 | Op Code Address <br> Op Code Address + 1 <br> Destination Address <br> Destination Address | 1 1 1 0 | Op Code <br> Destination Address <br> Irrelevant Data (Note 1) <br> Data from Accumulator |
| $\begin{aligned} & \text { STS } \\ & \text { STX } \end{aligned}$ | 5 | 1 2 3 4 5 | 1 1 0 1 1 | Op Code Address <br> Op Code Address + 1 <br> Address of Operand <br> Address of Operand <br> Address of Operand +1 | 1 1 1 0 0 | Op Code <br> Address of Operand <br> Irrelevant Data (Note 1) <br> Register Data (High Order Byte) <br> Register Data (Low Order Byte) |

INDEXED

| JMP | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Index Register <br> Index Register Plus Offset (w/o Carry) | 1 1 1 | Op Code <br> Offset <br> Irrelevant Data (Note 1) <br> Irrelevant Data (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|   <br> ADC EOR <br> ADD LDA <br> AND ORA <br> BIT SBC <br> CMP SUB | 5 | 1 2 3 4 5 | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 1 \\ & \hline \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Index Register <br> Index Register Plus Offset (w/o Carry) <br> Index Register Plus Offset | 1 1 1 1 1 | Op Code <br> Offset <br> Irrelevant Data (Note 1) <br> Irrelevant Data (Note 1) <br> Operand Data |
| $\begin{aligned} & \text { CPX } \\ & \text { LDS } \end{aligned}$ | 6 | 1 2 3 4 5 6 | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Index Register <br> Index Register Plus Offset (w/o Carry) <br> Index Register Plus Offset <br> Index Register Plus Offset + 1 | 1 1 1 1 1 1 | Op Code <br> Offset <br> Irrelevant Data (Note 1) <br> Irrelevant Data (Note 1) <br> Operand Data (High Order Byte) <br> Operand Data (Low Order Byte) |

TABLE 8 - OPERATION SUMMARY (Continued)

| Address Mode and Instructions | Cycles | Cycle \# | VMA Line | Address Bus | $\begin{aligned} & \text { R/W } \\ & \text { Line } \end{aligned}$ | Data Bus |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INDEXED (Continued) |  |  |  |  |  |  |
| STA | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Index Register <br> Index Register Plus Offset (w/o Carry) <br> Index Register Plus Offset <br> Index Register Plus Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | Op Code <br> Offset <br> Irrelevant Data (Note 1) <br> Irrelevant Data (Note 1) <br> Irrelevant Data (Note 1) <br> Operand Data |
| ASL LSR <br> ASR NEG <br> CLR ROL <br> COM ROR <br> DEC TST <br> INC | 7 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ | $\begin{gathered} \hline 1 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 1 / 0 \end{gathered}$ (Note 3) | Op Code Address <br> Op Code Address + 1 <br> Index Register <br> Index Register Plus Offset (w/o Carry) <br> Index Register Plus Offset <br> Index Register Plus Offset <br> Index Register Plus Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | Op Code <br> Offset <br> Irrelevant Data (Note 1) <br> Irrelevant Data (Note 1) <br> Current Operand Data <br> Irrelevant Data (Note 1) <br> New Operand Data (Note 3) |
| $\begin{aligned} & \text { STS } \\ & \text { STX } \end{aligned}$ | 7 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Index Register <br> Index Register Plus Offset (w/o Carry) <br> Index Register Plus Offset <br> Index Register Plus Offset <br> Index Register Plus Offset +1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Offset <br> Irrelevant Data (Note 1) <br> Irrelevant Data (Note 1) <br> Irrelevant Data (Note 1) <br> Operand Data (High Order Byte) <br> Operand Data (Low Order Byte) |
| JSR | 8 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Index Register <br> Stack Pointer <br> Stack Pointer - 1 <br> Stack Pointer - 2 <br> Index Register <br> Index Register Plus Offset (w/o Carry) | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Op Code <br> Offset <br> Irrelevant Data (Note 1) <br> Return Address (Low Order Byte) <br> Return Address (High Order Byte) <br> Irrelevant Data (Note 1) <br> Irrelevant Data (Note 1) <br> Irrelevant Data (Note 1) |


| JMP | 3 | 1 2 3 | $1$ | Op Code Address <br> Op Code Address + 1 <br> Op Code Address + 2 | 1 1 1 | Op Code <br> Jump Address (High Order Byte) <br> Jump Address (Low Order Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC EOR <br> ADD LDA <br> AND ORA <br> BIT SBC <br> CMP SUB | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Op Code Address + 2 <br> Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Op Code <br> Address of Operand (High Order Byte) <br> Address of Operand (Low Order Byte) <br> Operand Data |
| $\begin{aligned} & \text { CPX } \\ & \text { LDS } \\ & \text { LDX } \end{aligned}$ | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Op Code Address + 2 <br> Address of Operand <br> Address of Operand +1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Op Code <br> Address of Operand (High Order Byte) <br> Address of Operand (Low Order Byte) <br> Operand Data (High Order Byte) <br> Operand Data (Low Order Byte) |
| STA A <br> STA B | 5 | 1 2 3 4 5 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Op Code Address +2 <br> Operand Destination Address <br> Operand Destination Address | 1 1 1 1 0 | Op Code <br> Destination Address (High Order Byte) <br> Destination Address (Low Order Byte) <br> Irrelevant Data (Note 1) <br> Data from Accumulator |
|   <br> ASL LSR <br> ASR NEG <br> CLR ROL <br> COM ROR <br> DEC TST <br> INC  | 6 | 1 2 3 4 5 6 |  | Op Code Address <br> Op Code Address + 1 <br> Op Code Address +2 <br> Address of Operand <br> Address of Operand <br> Address of Operand | 1 1 1 1 1 0 | Op Code <br> Address of Operand (High Order Byte) <br> Address of Operand (Low Order Byte) <br> Current Operand Data <br> Irrelevant Data (Note 1) <br> New Operand Data (Note 3) |

TABLE 8 - OPERATION SUMMARY (Continued)

| Address Mode <br> and Instructions | Cycles | Cycle <br> $\#$ | VMA <br> Line | Address Bus | R/W <br> Line | Data Bus |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## EXTENDED (Continued)

| $\begin{aligned} & \text { STS } \\ & \text { STX } \end{aligned}$ | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +2 <br> Address of Operand <br> Address of Operand <br> Address of Operand + 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Address of Operand (High Order Byte) <br> Address of Operand (Low Order Byte) <br> Irrelevant Data (Note 1) <br> Operand Data (High Order Byte) <br> Operand Data (Low Order Byte) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JSR | 9 | 1 2 3 4 5 6 7 8 9 | 1 1 1 1 1 1 0 0 1 | Op Code Address <br> Op Code Address + 1 <br> Op Code Address + 2 <br> Subroutine Starting Address <br> Stack Pointer <br> Stack Pointer - 1 <br> Stack Pointer - 2 <br> Op Code Address + 2 <br> Op Code Address + 2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Op Code <br> Address of Subroutine (High Order Byte) <br> Address of Subroutine (Low Order Byte) <br> Op Code of Next Instruction <br> Return Address (Low Order Byte) <br> Return Address (High Order Byte) <br> Irrelevant Data (Note 1) <br> Irrelevant Data (Note 1) <br> Address of Subroutine (Low Order Byte) |

INHERENT

| ABA <br> ASL <br> ASR <br> CBA <br> CLC <br> CLI <br> CLR <br> CLV <br> COM | DAA SEC <br> DEC SEI <br> INC SEV <br> LSR TAB <br> NEG TAP <br> NOP TBA <br> ROL TPA <br> ROR TST <br> SBA | 2 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 | 1 1 | Op Code <br> Op Code of Next Instruction |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DES <br> DEX <br> INS <br> INX |  | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Previous Register Contents <br> New Register Contents | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Op Code <br> Op Code of Next Instruction <br> Irrelevant Data (Note 1) <br> Irrelevant Data (Note 1) |
| PSH |  | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Stack Pointer <br> Stack Pointer - 1 | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | Op Code <br> Op Code of Next Instruction <br> Accumulator Data <br> Accumulator Data |
| PUL |  | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Stack Pointer <br> Stack Pointer + 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Op Code <br> Op Code of Next Instruction <br> Irrelevant Data (Note 1) <br> Operand Data from Stack |
| TSX |  | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Stack Pointer <br> New Index Register | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Op Code <br> Op Code of Next Instruction <br> Irrelevant Data (Note 1) <br> Irrelevant Data (Note 1) |
| TXS |  | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Index Register <br> New Stack Pointer | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | Op Code <br> Op Code of Next Instruction <br> Irrelevant Data <br> Irrelevant Data |
| RTS |  | 5 | 1 2 3 4 5 | 1 1 0 1 | Op Code Address <br> Op Code Address + 1 <br> Stack Pointer <br> Stack Pointer + 1 <br> Stack Pointer +2 | 1 1 1 1 1 | Op Code <br> Irrelevant Data (Note 2) <br> Irrelevant Data (Note 1) <br> Address of Next Instruction (High Order Byte) <br> Address of Next Instruction (Low Order Byte) |

## TABLE 8 - OPERATION SUMMARY (Continued)

| Address Mode <br> and Instructions | Cycles | Cycle <br> $\#$ | VMA <br> Line | Address Bus | R/W <br> Line |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| INHERENT (Continued) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WAI | 9 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & 8 \\ & 9 \end{aligned}$ |  | Op Code Address <br> Op Code Address + 1 <br> Stack Pointer <br> Stack Pointer - 1 <br> Stack Pointer - 2 <br> Stack Pointer - 3 <br> Stack Pointer - 4 <br> Stack Pointer - 5 <br> Stack Pointer - 6 (Note 4) | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | Op Code <br> Op Code of Next Instruction <br> Return Address (Low Order Byte) <br> Return Address (High Order Byte) <br> Index Register (Low Order Byte) <br> Index Register (High Order Byte) <br> Contents of Accumulator $A$ <br> Contents of Accumulator B <br> Contents of Cond. Code Register |
| RTI | 10 | 1 <br> 2 <br> 3 <br> 4 <br> 5 <br> 6 <br> 7 <br> 8 <br> 9 <br> 10 |  | Op Code Address <br> Op Code Address + 1 <br> Stack Pointer <br> Stack Pointer + 1 <br> Stack Pointer + 2 <br> Stack Pointer + 3 <br> Stack Pointer + 4 <br> Stack Pointer +5 <br> Stack Pointer +6 <br> Stack Pointer + 7 | 1 1 1 1 1 1 1 1 1 | Op Code <br> Irrelevant Data (Note 2) <br> Irrelevant Data (Note 1) <br> Contents of Cond. Code Register from Stack <br> Contents of Accumulator B from Stack <br> Contents of Accumulator A from Stack <br> Index Register from Stack (High Order Byte) <br> Index Register from Stack (Low Order Byte) <br> Next Instruction Address from Stack (High Order Byte) <br> Next Instruction Address from Stack (Low Order Byte) |
| SWI | 12 |  |  | Op Code Address <br> Op Code Address + 1 <br> Stack Pointer <br> Stack Pointer - 1 <br> Stack Pointer - 2 <br> Stack Pointer - 3 <br> Stack Pointer - 4 <br> Stack Pointer - 5 <br> Stack Pointer - 6 <br> Stack Pointer - 7 <br> Vector Address FFFA (Hex) <br> Vector Address FFFB (Hex) | 1 1 0 0 0 0 0 0 0 1 1 | Op Code <br> Irrelevant Data (Note 1) <br> Return Address (Low Order Byte) <br> Return Address (High Order Byte) <br> Index Register (Low Order Byte) <br> Index Register (High Order Byte) <br> Contents of Accumulator $A$ <br> Contents of Accumulator B <br> Contents of Cond. Code Register <br> Irrelevant Data (Note 1) <br> Address of Subroutine (High Order Byte) <br> Address of Subroutine (Low Order Byte) |

RELATIVE

| BCC | BHI | BNE | 4 | 1 | 1 | Op Code Address | 1 | Op Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BCS | BLE | BPL |  | 2 | 1 | Op Code Address + 1 | 1 | Branch Offset |
| BGE | BLT | BRAC |  | 3 | 0 | Op Code Address + 2 | 1 | Irrelevant Data (Note 1) |
| BGT | BMI | BVS |  | 4 | 0 | Branch Address | 1 | Irrelevant Data (Note 1) |
| BSR |  |  | 8 | 1 | 1 | Op Code Address | 1 | Op Code |
|  |  |  |  | 2 | 1 | Op Code Address + 1 | 1 | Branch Offset |
|  |  |  |  | 3 | 0 | Return Address of Main Program | 1 | Irrelevant Data (Note 1) |
|  |  |  |  | 4 | 1 | Stack Pointer | 0 | Return Address (Low Order Byte) |
|  |  |  |  | 5 | 1 | Stack Pointer - 1 | 0 | Return Address (High Order Byte) |
|  |  |  |  | 6 | 0 | Stack Pointer - 2 | 1 | Irrelevant Data (Note 1) |
|  |  |  |  | 7 | 0 | Return Address of Main Program | 1 | Irrelevant Data (Note 1) |
|  |  |  |  | 8 | 0 | Subroutine Address | 1 | Irrelevant Data (Note 1) |

Note 1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.
Note 2. Data is ignored by the MPU.
Note 3. For TST, VMA $=0$ and Operand data does not change.
Note 4. While the MPU is waiting for the interrupt, Bus Available will go high indicating the following states of the control lines: VMA is low; Address Bus, R/W, and Data Bus are all in the high impedance state.


## PERIPHERAL INTERFACE ADAPTER (PIA)

The MC6820 Peripheral Interface Adapter provides the universal means of interfacing peripheral equipment to the MC6800 Microprocessing Unit (MPU). This device is capable of interfacing the MPU to peripherals through two 8 -bit bidirectional peripheral data buses and four control lines. No external logic is required for interfacing to most peripheral devices.

The functional configuration of the PIA is programmed by the MPU during system initialization. Each of the peripheral data lines can be programmed to act as an input or output, and each of the four control/interrupt lines may be programmed for one of several control modes. This allows a high degree of flexibility in the over-all operation of the interface.

- 8-Bit Bidirectional Data Bus for Communication with the MPU
- Two Bidirectional 8-Bit Buses for Interface to Peripherals
- Two Programmable Control Registers
- Two Programmable Data Direction Registers
- Four Individually-Controlled Interrupt Input Lines; Two Usable as Peripheral Control Outputs
- Handshake Control Logic for Input and Output Peripheral Operation
- High-Impedance 3-State and Direct Transistor Drive Peripheral Lines
- Program Controlled Interrupt and Interrupt Disable Capability
- CMOS Drive Capability on Side A Peripheral Lines


M6800 MICROCOMPUTER FAMILY
BLOCK DIAGRAM


MC6820 PERIPHERAL INTERFACE ADAPTER BLOCK DIAGRAM


ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0, \mathrm{~T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise noted.)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage Enable <br>  Other Inputs | $\mathrm{V}_{\text {IH }}$ | $\begin{aligned} & v_{S S}+2.4 \\ & v_{S S}+2.0 \end{aligned}$ | - | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{v}_{\mathrm{CC}} \end{aligned}$ | Vdc |
| Input Low Voltage $\begin{array}{r}\text { Enable } \\ \text { Other Inputs }\end{array}$ | VIL | $\begin{aligned} & V_{S S}-0.3 \\ & V_{S S}-0.3 \end{aligned}$ | - | $\begin{aligned} & V_{S S}+0.4 \\ & V_{S S}+0.8 \end{aligned}$ | Vdc |
| Input Leakage Current <br> $\left(\mathrm{V}_{\text {in }}=0\right.$ to 5.25 Vdc$)$ <br> $\mathrm{Weset}, \mathrm{RSO}, \mathrm{RS} 1, \mathrm{CS} 0, \mathrm{CS} 1, \overline{\mathrm{CS} 2}, \mathrm{CA} 1$, <br> CB1, Enable | $\mathrm{I}_{\text {in }}$ | - | 1.0 | 2.5 | $\mu \mathrm{Adc}$ |
| Three-State (Off State) Input Current D0-D7, PB0-PB7, CB2 <br> $\quad\left(V_{\text {in }}=0.4\right.$ to 2.4 Vdc$)$  | ITSI | - | 2.0 | 10 | $\mu$ Adc |
| Input High Current PA0-PA7, CA2 <br> $\quad\left(V_{1 H}=2.4 \mathrm{Vdc}\right)$  | ${ }_{1} \mathrm{H}$ | -100 | -250 | - | $\mu \mathrm{Adc}$ |
| Input Low Current PAO-PA7, CA2 <br> $\quad\left(V_{\text {IL }}=0.4 \mathrm{Vdc}\right)$  | IIL | - | $-1.0$ | -1.6 | mAdc |
| ```Output High Voltage (ILoad = -205 \muAdc, Enable Pulse Width < 25 \mus) D0-D7 (ILoad }=-100\mu\textrm{Adc},\mathrm{ Enable Pulse Width <25 ms) Other Outputs``` | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & v_{S S}+2.4 \\ & v_{S S}+2.4 \end{aligned}$ | - | - <br> - | Vdc |
| Output Low Voltage ( ${ }_{\text {Load }}=1.6 \mathrm{mAdc}$, Enable Pulse Width $<25 \mu \mathrm{~s}$ ) | VOL | - | - | $\mathrm{V}_{\text {SS }}+0.4$ | Vdc |
| ```Output High Current (Sourcing) \(\left(\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{Vdc}\right) \quad\) Other Outputs ( \(\mathrm{V}_{\mathrm{O}}=1.5 \mathrm{Vdc}\), the current for driving other than TTL, e.g., Darlington Base) PB0-PB7, CB2``` | ${ }^{1} \mathrm{OH}$ | $\begin{aligned} & -205 \\ & -100 \\ & -1.0 \end{aligned}$ | $-2.5$ | $-10$ | $\mu$ Adc <br> $\mu \mathrm{Adc}$ <br> mAdc |
| Output Low Current (Sinking) $\left(\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{Vdc}\right)$ | IOL | 1.6 | - | - | mAdc |
| Output Leakage Current (Off State) $\overline{\mathrm{IRQA}}, \overline{\mathrm{IRQB}}$ <br> $\left(\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{Vdc}\right)$  | ${ }^{1} \mathrm{LOH}$ | - | 1.0 | 10 | $\mu \mathrm{Adc}$ |
| Power Dissipation | $P_{\text {D }}$ | - | - | 650 | mW |
|  | $\mathrm{C}_{\text {in }}$ | $-$ | - | $\begin{gathered} 20 \\ 12.5 \\ 10 \\ 7.5 \\ \hline \end{gathered}$ | pF |
| Output Capacitance $\overline{\text { IRQA }}, \overline{\text { IRQB }}$ <br> $\left(\mathrm{V}_{\text {in }}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$ PB0-PB7 | $\mathrm{c}_{\text {out }}$ | - | $-$ | $\begin{gathered} 5.0 \\ 10 \end{gathered}$ | pF |
| Peripheral Data Setup Time (Figure 1) | tPDSU | 200 | - | - | ns |
| Delay Time, Enable negative transition to CA2 negative transition (Figure 2, 3) | ${ }^{\text {t }} \mathrm{CA} 2$ | - | - | 1.0 | $\mu \mathrm{S}$ |
| Delay Time, Enable negative transition to CA2 positive transition (Figure 2) | ${ }^{\text {t RS }} 1$ | - | - | 1.0 | $\mu \mathrm{s}$ |
| Rise and Fall Times for CA1 and CA2 input signals (Figure 3) | $t_{r}, t_{f}$ | - | - | 1.0 | $\mu \mathrm{s}$ |
| Delay Time from CA1 active transition to CA2 positive transition (Figure 3) | ${ }^{\text {t }} \mathrm{RS}$ 2 | - | - | 2.0 | $\mu \mathrm{s}$ |
| Delay Time, Enable negative transition to Peripheral Data valid (Figures 4, 5) | tPDW | - | - | 1.0 | $\mu \mathrm{s}$ |
| Delay Time, Enable negative transition to Peripheral CMOS Data Valid ( $\mathrm{V}_{\mathrm{CC}}-30 \% \mathrm{~V}_{\mathrm{CC}}$, Figure 4; Figure 12 Load C ) PA0-PA7, CA2 | ${ }^{\text {t }} \mathrm{CMOS}$ | - | - | 2.0 | $\mu \mathrm{s}$ |
| Delay Time, Enable positive transition to CB2 negative transition (Figure 6, 7) | ${ }^{\text {t }}$ CB2 | - | - | 1.0 | $\mu \mathrm{s}$ |
| Delay Time, Peripheral Data valid to CB2 negative transition (Figure 5) | ${ }^{t} \mathrm{DC}$ | 20 | - | - | ns |
| Delay Time, Enable positive transition to CB2 positive transition (Figure 6) | tRS1 | - | - | 1.0 | $\mu \mathrm{s}$ |
| Rise and Fall Time for CB1 and CB2 input signals (Figure 7) | $t_{r}, t_{f}$ | - | - | 1.0 | $\mu \mathrm{s}$ |
| Delay Time, CB1 active transition to CB2 positive transition (Figure 7) | trs2 | - | - | 2.0 | $\mu \mathrm{s}$ |
| Interrupt Release Time, $\overline{\text { IRQA }}$ and $\overline{\text { IRQB }}$ (Figure 8) | tIR | - | - | 1.6 | $\mu \mathrm{s}$ |
| Reset Low Time* (Figure 9) | ${ }^{t} R L$ | 2.0 | - | - | $\mu \mathrm{s}$ |

*The Reset line must be high a minimum of $1.0 \mu$ s before addressing the PIA.

MC6820

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | Vdc |
| Input Voltage | $\mathrm{V}_{\text {in }}$ | -0.3 to +7.0 | Vdc |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance | $\theta \mathrm{JA}$ | 82.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

## BUS TIMING CHARACTERISTICS

READ (Figures 10 and 12)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Enable Cycle Time | $\mathrm{t}_{\text {cyce }}$ | 1.0 | - | - | $\mu \mathrm{s}$ |
| Enable Pulse Width, High | PWEH | 0.45 | - | 25 | $\mu \mathrm{s}$ |
| Enable Pulse Width, Low | PWEL | 0.43 | - | - | $\mu \mathrm{s}$ |
| Setup Time, Address and R/W valid to Enable positive transition | ${ }^{t}$ AS | 160 | - | - | ns |
| Data Delay Time | ${ }^{\text {t }}$ DDR | - | - | 320 | ns |
| Data Hold Time | ${ }^{\text {t }} \mathrm{H}$ | 10 | - | - | ns |
| Address Hold Time | ${ }^{\text {t }} \mathrm{AH}$ | 10 | - | - | ns |
| Rise and Fall Time for Enable input | $\mathrm{t}_{\mathrm{Er}}, \mathrm{t}_{\mathrm{Ef}}$ | - | - | 25 | ns |

WRITE (Figures 11 and 12)

| Enable Cycle Time | ${ }^{\text {t }}$ cycE | 1.0 | - | - | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Enable Pulse Width, High | $\mathrm{PW}_{\text {EH }}$ | 0.45 | - | 25 | $\mu \mathrm{s}$ |
| Enable Pulse Width, Low | PWEL | 0.43 | - | - | $\mu \mathrm{s}$ |
| Setup Time, Address and R/W valid to Enable positive transition | ${ }^{\text {t }}$ AS | 160 | - | - | ns |
| Data Setup Time | ${ }^{\text {t }}$ (SW | 195 | - | - | ns |
| Data Hold Time | ${ }^{\text {t }} \mathrm{H}$ | 10 | - | - | ns |
| Address Hold Time | ${ }^{t} \mathrm{AH}$ | 10 | - | - | ns |
| Rise and Fall Time for Enable input | ${ }^{t}$ Er, ${ }^{\text {E }}$ f | - | - | 25 | ns |

FIGURE 1 - PERIPHERAL DATA SETUP TIME
(Read Mode)


FIGURE 2 - CA2 DELAY TIME (Read Mode; CRA-5 $=$ CRA-3 $=1$, CRA $4=0)$


FIGURE 3 - CA2 DELAY TIME
(Read Mode; CRA-5 $=1$, CRA-3 $=$ CRA-4 $=0$ )


FIGURE 4 - PERIPHERAL CMOS DATA DELAY TIMES (Write Mode; CRA-5 $=$ CRA-3 $=1$, CRA-4 $=0$ )


FIGURE 6 - CB2 DELAY TIME (Write Mode; CRB-5 = CRB-3 = 1, CRB-4 = 0)


FIGURE 8 - $\overline{\text { IRO }}$ RELEASE TIME


FIGURE 10 - BUS READ TIMING CHARACTERISTICS (Read Information from PIA)


FIGURE 5 - PERIPHERAL DATA AND CB2 DELAY TIMES (Write Mode; $\mathrm{CRB}-5=\mathrm{CRB}-3=1, C$ RB-4 = 0 )


FIGURE 7 - CB2 DELAY TIME (Write Mode; CRB-5 = 1, CRB-3 = CRB-4 = 0)


FIGURE 9 - $\overline{\text { RESET }}$ LOW TIME


FIGURE 11 - BUS WRITE TIMING CHARACTERISTICS (Write Information into PIA)


FIGURE 12 - BUS TIMING TEST LOADS


PIA INTERFACE SIGNALS FOR MPU

The PIA interfaces to the MC6800 MPU with an eightbit bi-directional data bus, three chip select lines, two register select lines, two interrupt request lines, read/write line, enable line and reset line. These signals, in conjunction with the MC6800 VMA output, permit the MPU to have complete control over the PIA. VMA should be utilized in conjunction with an MPU address line into a chip select of the PIA.

PIA Bi-Directional Data (D0-D7) - The bi-directional data lines (DO-D7) allow the transfer of data between the MPU and the PIA. The data bus output drivers are threestate devices that remain in the high-impedance (off) state except when the MPU performs a PIA read operation. The Read/Write line is in the Read (high) state when the PIA is selected for a Read operation.

PIA Enable ( $E$ ) - The enable pulse, $E$, is the only timing signal that is supplied to the PIA. Timing of all other signals is referenced to the leading and trailing edges of the $E$ pulse. This signal will normally be a derivative of the MC6800 $\phi 2$ Clock.

PIA Read/Write (R/W) - This signal is generated by the MPU to control the direction of data transfers on the Data Bus. A low state on the PIA Read/Write line enables the input buffers and data is transferred from the MPU to the PIA on the E signal if the device has been selected. A high on the Read/Write line sets up the PIA for a transfer of data to the bus. The PIA output buffers are enabled when the proper address and the enable pulse $E$ are present.
$\overline{\text { Reset }}$ - The active low $\overline{\text { Reset }}$ line is used to reset all register bits in the PIA to a logical zero (low). This line can be used as a power-on reset and as a master reset during system operation.

PIA Chip Select (CS0, CS1 and $\overline{\operatorname{CS2}}$ ) - These three input signals are used to select the PIA. CSO and CS1 must be high and $\overline{\mathrm{CS} 2}$ must be low for selection of the device. Data transfers are then performed under the control of the Enable and Read/Write signals. The chip select lines must be stable for the duration of the $E$ pulse. The device is deselected when any of the chip selects are in the inactive state.

PIA Register Select (RS0 and RS1) - The two register select lines are used to select the various registers inside the PIA. These two lines are used in conjunction with internal €ontrol Registers to select a particular register that is to be written or read.

The register and chip select lines should be stable for the duration of the E pulse while in the read or write cycle.

Interrupt Request $\overline{(I R Q A}$ and $\overline{\operatorname{RQB})}$ - The active low
 the MPU either directly or through interrupt priority circuitry. These lines are "open drain" (no load device on the chip). This permits all interrupt request lines to be tied together in a wire-OR configuration.

Each Interrupt Request line has two internal interrupt flag bits that can cause the Interrupt Request line to go low. Each flag bit is associated with a particular peripheral interrupt line. Also four interrupt enable bits are provided in the PIA which may be used to inhibit a particular interrupt from a peripheral device.

Servicing an interrupt by the MPU may be accomplished by a software routine that, on a prioritized basis, sequentially reads and tests the two control registers in each PIA for interrupt flag bits that are set.

The interrupt flags are cleared (zeroed) as a result of an

EXPANDED BLOCK DIAGRAM


MPU Read Peripheral Data Operation of the corresponding data register. After being cleared, the interrupt flag bit cannot be enabled to be set until the PIA is deselected during an $E$ pulse. The $E$ pulse is used to condition the interrupt control lines (CA1, CA2, CB1, CB2). When these lines are used as interrupt inputs at least one $E$
pulse must occur from the inactive edge to the active edge of the interrupt input signal to condition the edge sense network. If the interrupt flag has been enabled and the edge sense circuit has been properly conditioned, the interrupt flag will be set on the next active transition of the interrupt input pin.

## PIA PERIPHERAL INTERFACE LINES

The PIA provides two 8 -bit bi-directional data buses and four interrupt/control lines for interfacing to peripheral devices.

Section A Peripheral Data (PAO-PA7) - Each of the peripheral data lines can be programmed to act as an input or output. This is accomplished by setting a " 1 " in the corresponding Data Direction Register bit for those lines which are to be outputs. A " 0 " in a bit of the Data Direction Register causes the corresponding peripheral data line to act as an input. During an MPU Read Peripheral Data Operation, the data on peripheral lines programmed to act as inputs appears directly on the corresponding MPU Data Bus lines. In the input mode the internal pullup resistor on these lines represents a maximum of one standard TTL load.

The data in Output Register A will appear on the data lines that are programmed to be outputs. A logical " 1 " written into the register will cause a "high" on the corresponding data line while a " 0 " results in a "low". Data in Output Register A may be read by an MPU "Read Peripheral Data $A$ " operation when the corresponding lines are programmed as outputs. This data will be read properly if the voltage on the peripheral data lines is greater than 2.0 volts for a logic " 1 " output and less than 0.8 volt for a logic " 0 " output. Loading the output lines such that the voltage on these lines does not reach full voltage causes the data transferred into the MPU on a Read operation to differ from that contained ir, the respective bit of Output Register A.

Section B Peripheral Data (PB0-PB7) - The peripheral data lines in the B Section of the PIA can be programmed to act as either inputs or outputs in a similar manner to PAO-PA7. However, the output buffers driving these lines differ from those driving lines PAO-PA7. They have three-
state capability, allowing them to enter a high impedance state when the peripheral data line is used as an input. In addition, data on the peripheral data lines PBO-PB7 will be read properly from those lines programmed as outputs even if the voltages are below 2.0 volts for a "high". As outputs, these lines are compatible with standard TTL and may also be used as a source of up to 1 milliampere at 1.5 volts to directly drive the base of a transistor switch.

Interrupt Input (CA1 and CB1) - Peripheral Input lines CA1 and CB1 are input only lines that set the interrupt flags of the control registers. The active transition for these signals is also programmed by the two control registers.

Peripheral Control (CA2) - The peripheral control line CA2 can be programmed to act as an interrupt input or as a peripheral control output. As an output, this line is compatible with standard TTL; as an input the internal pullup resistor on this line represents one standard TTL load. The function of this signal line is programmed with Control Register A.

Peripheral Control (CB2) - Peripheral Control line CB2 may also be programmed to act as an interrupt input or peripheral control output. As an input, this line has high input impedance and is compatible with standard TTL. As an output it is compatible with standard TTL and may also be used as a source of up to 1 milliampere at 1.5 volts to directly drive the base of a transistor switch. This line is programmed by Control Register B.

NOTE: It is recommended that the control lines (CA1, CA2, CB1, CB2) should be held in a logic 1 state when Reset is active to prevent setting of corresponding interrupt flags in the control register when $\overline{R e s e t}$ goes to an inactive state. Subsequent to $\overline{R e s e t}$ going inactive, a read of the data registers may be used to clear any undesired interrupt flags.

## INTERNAL CONTROLS

There are six locations within the PIA accessible to the MPU data bus: two Peripheral Registers, two Data Direction Registers, and two Control Registers. Selection of these locations is controlled by the RS0 and RS1 inputs together with bit 2 in the Control Register, as shown in Table 1.

TABLE 1 - INTERNAL ADDRESSING

|  |  | Control <br> Register Bit |  |  |
| :---: | :---: | :---: | :---: | :--- |
| RS1 | RSO | CRA-2 | CRB-2 |  |
| 0 | 0 | 1 | $\times$ | Peripheral Register A |
| 0 | 0 | 0 | $\times$ | Data Direction Register A |
| 0 | 1 | $\times$ | $\times$ | Control Register A |
| 1 | 0 | $\times$ | 1 | Peripheral Register B |
| 1 | 0 | $\times$ | 0 | Data Direction Register B |
| 1 | 1 | $\times$ | $\times$ | Control Register B |

X $=$ Don't Care

## INITIALIZATION

A low reset line has the effect of zeroing all PIA registers. This will set PAO-PA7, PB0-PB7, CA2 and CB2 as inputs, and all interrupts disabled. The PIA must be configured during the restart program which follows the reset.

Details of possible configurations of the Data Direction and Control Register are as follows.

## DATA DIRECTION REGISTERS (DDRA and DDRB)

The two Data Direction Registers allow the MPU to control the direction of data through each corresponding peripheral data line. A Data Direction Register bit set at " 0 " configures the corresponding peripheral data line as an input; a " 1 " results in an output.

## CONTROL REGISTERS (CRA and CRB)

The two Control Registers (CRA and CRB) allow the MPU to control the operation of the four peripheral control lines CA1, CA2, CB1 and CB2. In addition they allow the MPU to enable the interrupt lines and monitor the status of the interrupt flags. Bits 0 through 5 of the two registers may be written or read by the MPU when the proper chip select and register select signals are applied. Bits 6 and 7 of the two registers are read only and are modified by external interrupts occurring on control lines CA1, CA2, CB1 or CB2. The format of the control words is shown in Table 2.

| CRA | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IRQA1 | IROA2 | CA2 Control |  |  | DDRA <br> Access | CA1 Control |  |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CRB | IRQB1 | IROB2 | CB2 Control |  |  | DDRB Access | CB1 Control |  |

Data Direction Access Control Bit (CRA-2 and CRB-2) Bit 2 in each Control register (CRA and CRB) allows selection of either a Peripheral Interface Register or the Data Direction Register when the proper register select signals are applied to RS0 and RS1.

Interrupt Flags (CRA-6, CRA-7, CRB-6, and CRB-7) The four interrupt flag bits are set by active transitions of signals on the four Interrupt and Peripheral Control lines when those lines are programmed to be inputs. These bits cannot be set directly from the MPU Data Bus and are reset indirectly by a Read Peripheral Data Operation on the appropriate section.

TABLE 3 - CONTROL OF INTERRUPT INPUTS CA1 AND CB1

| CRA-1 <br> (CRB-1) | CRA-0 <br> (CRB-0) | Interrupt Input <br> CA1 (CB1) | Interrupt Flag <br> CRA-7 (CRB-7) | MPU Interrupt <br> Request <br> IRQA (IRQB) |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | $\downarrow$ Active | Set high on $\downarrow$ of CA1 <br> (CB1) | Disabled - $\overline{\text { IRQ re- }}$ <br> mains high |
| 0 | 1 | $\downarrow$ Active | Set high on $\downarrow$ of CA1 <br> (CB1) | Goes low when the <br> interrupt flag bit CRA-7 <br> (CRB-7) goes high |
| 1 | 0 | $\uparrow$ Active | Set high on $\uparrow$ of CA1 <br> (CB1) | Disabled - $\overline{\text { IRQ re- }}$ <br> mains high |
| 1 | 1 | $\uparrow$ Active | Set high on $\uparrow$ of CA1 <br> (CB1) | Goes low when the <br> interrupt flag bit CRA-7 <br> (CRB-7) goes high |

Notes: 1. $\uparrow$ indicates positive transition (low to high)
2. $\downarrow$ indicates negative transition (high to low)
3. The Interrupt flag bit CRA-7 is cleared by an MPU Read of the A Data Register, and CRB-7 is cleared by an MPU Read of the B Data Register.
4. If CRA-O (CRB-0) is low when an interrupt occurs (Interrupt disabled) and is later brought high, $\overline{1 R Q A}(\overline{I R Q B})$ occurs after CRA-0 (CRB-0) is written to a "one".

MOTOROLA Semiconductor Products Inc.

Control of CA1 and CB1 Interrupt Input Lines (CRA-0, CRB-0, CRA-1, and CRB-1) - The two lowest order bits of the control registers are used to control the interrupt input lines CA1 and CB1. Bits CRA-0 and CRB-0 are
used to enable the MPU interrupt signals $\overline{\mathrm{IQAA}}$ and $\overline{\mathrm{IROB}}$, respectively. Bits CRA-1 and CRB-1 determine the active transition of the interrupt input signals CA1 and CB1 (Table 3).

TABLE 4 - CONTROL OF CA2 AND CB2 AS INTERRUPT INPUTS CRA5 (CRB5) is low

| CRA- <br> (CRB-5) | CRA-4 <br> (CRB-4) | CRA-3 <br> (CRB-3) | Interrupt Input <br> CA2 (CB2) | Interrupt Flag <br> CRA-6 (CRB-6) | MPU Interrupt <br> Request <br> IRQAA (IRQB) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\downarrow$ Active | Set high on $\downarrow$ of CA2 <br> (CB2) | Disabled - IRQ re- <br> mains high |
| 0 | 0 | 1 | $\downarrow$ Active | Set high on $\downarrow$ of CA2 <br> (CB2) | Goes Iow when the <br> interrupt flag bit CRA-6 <br> (CRB-6) goes high |
| 0 | 1 | 0 | $\uparrow$ Active | Set high on $\uparrow$ of CA2 <br> (CB2) | Disabled - $\overline{R Q}$ re- <br> mains high |
| 0 | 1 | 1 | $\uparrow$ Active | Set high on $\uparrow$ of CA2 <br> (CB2) | Goes Iow when the <br> interruptflag bit CRA-6 <br> (CRB-6) goes high |

Notes: 1. $\uparrow$ indicates positive transition (low to high)
2. $\downarrow$ indicates negative transition (high to low)
3. The Interrupt flag bit CRA-6 is cleared by an MPU Read of the A Data Register and CRB-6 is cleared by an MPU Read of the B Data Register.
4. If CRA-3 (CRB-3) is low when an interrupt occurs (Interrupt disabled) and is later brought high, $\overline{\operatorname{RQAA}}(\overline{\mathrm{IRQB}}$ ) occurs after CRA-3 (CRB-3) is written to a "one".

TABLE 5 - CONTROL OF CB2 AS AN OUTPUT
CRB-5 is high

| CRB-5 | CRB-4 | CRB-3 | Cleared |  |
| :---: | :---: | :---: | :--- | :--- |

Control of CA2 and CB2 Peripheral Control Lines (CRA-3, CRA-4, CRA-5, CRB-3, CRB-4, and CRB-5) Bits 3, 4, and 5 of the two control registers are used to control the CA2 and CB2 Peripheral Control lines. These bits determine if the control lines will be an interrupt input or an output control signal. If bit CRA-5 (CRB-5)
is low, CA2 (CB2) is an interrupt input line similar to CA1 (CB1) (Table 4). When CRA-5 (CRB-5) is high, CA2 (CB2) becomes an output signal that may be used to control peripheral data transfers. When in the output mode, CA2 and CB2 have slightly different characteristics (Tables 5 and 6).

TABLE 6 - CONTROL OF CA-2 AS AN OUTPUT
CRA-5 is high

| CRA-5 | CRA-4 | CRA-3 | Cleared |  |
| :---: | :---: | :---: | :--- | :--- |

PIN ASSIGNMENT


PACKAGE DIMENSIONS

CASE 715-02 (CERAMIC)

SEEPAGE 165 FOR PLASTIC PACKAGE DIMENSIONS.


|  | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 50.29 | 51.31 | 1.980 | 2.020 |
| B | 14.86 | 15.62 | 0.585 | 0.615 |
| C | 2.54 | 4.19 | 0.100 | 0.165 |
| D | 0.38 | 0.53 | 0.015 | 0.021 |
| F | 0.76 | 1.40 | 0.030 | 0.055 |
| G | 2.54 BSC | 0.100 BSC |  |  |
| H | 0.76 | 1.78 | 0.030 | 0.070 |
| J | 0.20 | 0.33 | 0.008 | 0.013 |
| K | 2.54 | 4.19 | 0.100 | 0.165 |
| L | 14.60 | 15.37 | 0.575 | 0.605 |
| M | - | $10^{0}$ | - | $10^{\circ}$ |
| N | 0.51 | 1.52 | 0.020 | 0.060 |

NOTE:

1. LEADS, TRUE POSITIONED WITHIN 0.25 mm ( 0.010 ) DIA (AT SEATING PLANE), AT MAX. MAT'L CONDITION.

MOTOROLA Semiconductor Products Inc.


## 128 X 8-BIT STATIC RANDOM ACCESS MEMORY

The MCM6810 is a byte-organized memory designed for use in bus-organized systems. It is fabricated with N -channel silicon-gate technology. For ease of use, the device operates from a single power supply, has compatibility with TTL and DTL, and needs no clocks or refreshing because of static operation.

The memory is compatible with the M6800 Microcomputer Family, providing random storage in byte increments. Memory expansion is provided through multiple Chip Select inputs.

- Organized as 128 Bytes of 8 Bits
- Static Operation
- Bi-Directional Three-State Data Input/Output
- Six Chip Select Inputs (Four Active Low, Two Active High)
- Single 5-Volt Power Supply
- TTL Compatible
- Maximum Access Time $=350$ ns - MCM6810AL1

$$
450 \mathrm{~ns} \text { - MCM6810AL }
$$

## ABSOLUTE MAXIMUM RATINGS (See Note 1

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7.0 | Vdc |
| Input Voltage | $\mathrm{V}_{\text {in }}$ | -0.3 to +7.0 | Vdc |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

NOTE 1: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.
(0 to $70^{\circ} \mathrm{C}$; L or P Suffix)

## MOS

(N-CHANNEL, SILICON-GATE)

## 128 X 8-BIT STATIC RANDOM ACCESS MEMORY



## PIN ASSIGNMENT




## DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

RECOMMENDED DC OPERATING CONDITIONS

| Parameter | Symbol | Min | Nom | Max |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{C C}$ | 4.75 | 5.0 | 5.25 |
| Input High Voltage | $V_{1 H}$ | 2.0 | $V_{d c}$ |  |
| Input Low Voltage | $V_{I L}$ | -0.3 | - | 5.25 |

DC CHARACTERISTICS

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Input Current }\left(A_{n}, R / W, C S_{n}, \overline{C S}_{n}\right) \\ & \quad\left(V_{\text {in }}=0 \text { to } 5.25 \mathrm{~V}\right) \end{aligned}$ | $\mathrm{l}_{\text {in }}$ | - | - | 2.5 | $\mu \mathrm{Adc}$ |
| Output High Voltage $\left(I_{\mathrm{OH}}=-205 \mu \mathrm{~A}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | - | Vdc |
| Output Low Voltage $\left(\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}\right)$ | $\mathrm{V}_{\text {OL }}$ | - | - | 0.4 | Vdc |
| Output Leakage Current (Three-State) $\left(\mathrm{CS}=0.8 \mathrm{~V} \text { or } \overline{\mathrm{CS}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {out }}=0.4 \mathrm{~V} \text { to } 2.4 \mathrm{~V}-\mathrm{t}\right.$ | 'LO | - | - | 10 | $\mu \mathrm{Adc}$ |
| Supply Current <br> $\left(\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}\right.$, all other pins grounded, $\left.\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right) \mathrm{MCM6810AL}$ <br> MCM6810AL1 | ${ }^{\text {I CC }}$ | - | - | $\begin{aligned} & 70 \\ & 80 \end{aligned}$ | mAdc |

CAPACITANCE (f $=1.0 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, periodically sampled rather than $100 \%$ tested.)

| Characteristic | Symbol | Max | Unit |
| :--- | :---: | :---: | :---: |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | 7.5 | pF |
| Output Capacitance | $\mathrm{C}_{\text {out }}$ | 12.5 | pF |

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

## BLOCK DIAGRAM



## AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature unless otherwise noted.)

## AC TEST CONDITIONS

| Condition | Value |
| :--- | :---: |
| Input Pulse Levels | 0.8 V to 2.0 V |
| Input Rise and Fall Times | 20 ns |
| Output Load | See Figure 1 |

figure 1 - AC test load


## READ CYCLE

| Characteristic | Symbol | MCM6810AL |  | MCM6810AL1 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Read Cycle Time | $\mathrm{t}_{\mathrm{cyc}}(\mathrm{R})$ | 450 | - | 350 | - | ns |
| Access Time | tacc | - | 450 | - | 350 | ns |
| Address Setup Time | $t_{\text {AS }}$ | 20 | - | 20 | - | ns |
| Address Hold Time | ${ }^{\text {t }}$ A ${ }^{\text {H }}$ | 0 | - | 0 | - | ns |
| Data Delay Time (Read) | todr | - | 230 | - | 180 | ns |
| Read to Select Delay Time | trcs | 0 | - | 0 | - | ns |
| Data Hold from Address | tDHA | 10 | - | 10 | - | ns |
| Output Hold Time | $\mathrm{t}_{\mathrm{H}}$ | 10 | - | 10 | - | ns |
| Data Hold from Write | to ${ }^{\text {d }}$ | 10 | 80 | 10 | 60 | ns |

READ CYCLE TIMING


Note: CS and $\overline{C S}$ can be enabled for consecutive read cycles provided $R / W$ remains at $V_{1 H}$.

## WRITE CYCLE

| Characteristic | Symbol | MCM6810AL |  | MCM6810AL1 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Write Cycle Time | $\mathrm{t}_{\text {cyc }}(\mathrm{W})$ | 450 | - | 350 | - | ns |
| Address Setup Time | ${ }^{\text {t }}$ AS | 20 | - | 20 | - | ns |
| Address Hold Time | ${ }^{\text {t }} \mathrm{AH}$ | 0 | - | 0 | - | ns |
| Chip Select Pulse Width | ${ }^{\text {t }} \mathrm{CS}$ | 300 | - | 250 | - | ns |
| Write to Chip Select Delay Time | twCS | 0 | - | 0 | - | ns |
| Data Setup Time (Write) | ${ }^{\text {t }}$ DSW | 190 | - | 150 | - | ns |
| Input Hold Time | ${ }^{\text {t }} \mathrm{H}$ | 10 | - | 10 | - | ns |

WRITE CYCLE TIMING


Note: CS and $\overline{C S}$ can be enabled for consecutive write cycles provided $R / W$ is strobed to $V_{1 H}$ before or coincident with the Address change, and remains high for time $t_{A S}$.

PACKAGE DIMENSIONS

## CASE 716-02

(CERAMIC)

NOTE

1. LEADS TRUE POSITIONED WITHIN $0.25 \mathrm{~mm}(0.010)$ DIA (AT SEATING PLANE) AT MAXIMUM MATERIAL CONDITION


See Page 165 for
Plastic Package dimensions.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 29.97 | 30.99 | 1.180 | 1.220 |
| B | 14.88 | 15.62 | 0.585 | 0.615 |
| C | 3.05 | 4.19 | 0.120 | 0.165 |
| D | 0.38 | 0.53 | 0.015 | 0.021 |
| F | 0.76 | 1.40 | 0.030 | 0.055 |
| G | 2.54 BSC |  | 0.100 BSC |  |
| H | 0.76 | 1.78 | 0.030 | 0.070 |
| J | 0.20 | 0.30 | 0.008 | 0.012 |
| K | 2.54 | 4.19 | 0.100 | 0.165 |
| L | 14.88 | 15.37 | 0.585 | 0.605 |
| M | - | $10^{0}$ | - | $10^{0}$ |
| N | 0.51 | 1.52 | 0.020 | 0.060 |

MOTOROLA Semiconductor Products Inc. $\qquad$

## Appendix B

## H-P 9825 PROGRAMMING EXAMPLES

Controlling the DPO with the H-P 9825 is demonstrated in the following discussion. In addition to an understanding of the DPO, the P7001/IEEE 488 Interface, and the IEEE Standard 488-1975, familiarity with the 9825 and its 98034A HP-IB Interface is required.

Before operating the DPO with the 9825 , ensure that the strap option on the P7001/IEEE 488 Interface is set for "Optional" operation (i.e., in the strapped position), as explained on page 2-2 of this manual. Also make certain that the rotating switch on the 98034A HP-IB Interface is set to 7.

NOTE<br>When operating in the "optional" mode, the "Single Sweep Reset" (SSR) command and all of the DPO Front Panel PROGRAM CALL buttons should not be used.

The general format of the commands will be:
wrt 7Ø1,"cmd^"
or
wrt 7ø1,"cmd?"
where the '7' of '701' refers to the card setting on the 98034A HP-IB Interface; the ' $\emptyset 1$ ' refers to the primary address set on the DPO/IEEE 488 Interface DIP switch (see page 2-1 of this manual); the is used here for illustrative purposes only to indicate a mandatory blank space; and "cmd " or "cmd?" is any of the commands described in Chapter 3 and shown in Tables 3-1 and 3-2 of this manual.

CLEARING THE INTERFACE AND SRQ LINE
The first command is usually to clear the interface and the SRQ line. This can be accomplished as follows:
wrt $7 \square 1, " D C L$ "

STORE \＆HOLD
To Store and／or Hold a particular waveform，use the following examples as guides：
wrt 701, ＂STO A＂
wrt 701, ＂HOL A＂
Store and Hold may be accomplished for multiple waveforms as follows：


READING DATA FROM THE DPO
Data may be read from the DPO into the 9825 as follows：
ロ： $\operatorname{dim} \mathrm{A}[512]$
l：wrt 70l，＂DPx？＂
ᄅ：for $I=1$ to 512
3：red $701, A[I]$
4：next I
In the foregoing example，the variable $A$ is first dimensioned to a 512－ element array in line $\emptyset$ ；line 1 prepares the DPO to transmit the data（＇x＇ in＂DPx？＂represents any one of the DPO waveform arrays A，B，C or D）；and lines 2 through 4 do the actual transfer．

WRITING DATA TO THE DPO
To transfer data from the 9825 to the DPO，use the following example as guide（remember that the data must be integers in the range $\emptyset$ to 1ø23）：

■： $\operatorname{dim} A[512]$
－
19：
こ】：fmt l，x，f．ロ，z
2］：wtb Rロl，＂DPx＂
22：for $I=1$ to 5l2
23：wrt 70l．l．，A［I］
24：next I
25：wrt 701，＂＂
In the preceding example，lines $\emptyset$ through 19 dimension and define the con－ tents of variable $A$ ．Line $2 \emptyset$ is a format statement referred to in line 23； in this format statement the＇x＇suppresses leading spaces，to enhance trans－ fer speed；the＇f．$\varnothing$＇suppresses the decimal point，which if sent to the in－ terface would cause a 113 error；and the＇z＇suppresses the carriage return／ line feed，thereby preventing the data stream from being prematurely termin－ ated（since the DPO will terminate input upon receiving an＜LF＞character）．

WRITING DATA TO THE DPO (Continued)
Line 21 prepares the DPO to receive data ('x' in "DPx " represents any one of the the DPO waveform arrays A, B, C or D). Lines 22 and 24 set up the output loop with line 23 actually effecting the transfer. In line 23 , the '. 1' in '7ø1.1' is a referencing technique used by the 9825 to perform the write operation using format \#1.

## READING SCALE FACTORS

The following example may be used to read a scale factor from the DPO:

$$
\operatorname{dim} A \stackrel{\oplus}{ }[1 / \nabla]
$$

wrt 70l,"CHL xx"
wrt 701,"SCL?"
red 701,A产
dsp A
end
where 'xx' represents the channel to be read (see "Reading Scale Factors" on page 3-11 of this manual).

WRITING MESSAGES TO THE DPO
The following example may be used to write messages (or scale factors) to the DPO:

```
0: wrt 701,"ADR 345b"
1: wrt 70l,"SCL THIS IS LOTS OF FUN"
2: wrt 701,"ADR >2ףЬ" (Lines 2& & are not necessary to write
3: wrt 701,"OCT \4|1|\square" into Field \emptyset, addresses 2\emptyset48 - 2559.)
4: end
```

In the foregoing example, line $\emptyset$ sets up the DPO address register to Field 2, waveform D. Line 1 transfers the message to Field 2, waveform D. Line 2 addresses the Readout Interface register in the DPO, and line 3 sets up the Readout Interface to display the message residing at Field 2, waveform D.

DPO DISPLAY SOURCE
The DPO Display Source may be changed as follows:



```
    2: wrt \(7 \boxed{1}, " 0 \subset T\) ?"
    3: red \(7 \boldsymbol{0} 1, A\) 후
    4: "x" \(\rightarrow\) A \({ }^{(2)}[2,2] ; " O C T\) "\&A \(\rightarrow B\) 宁
    5: wrt 7®l, B 후
    b: end
```

where "x" is 2 for plug-ins, 4 for memory, or 6 for both.

## P7001／IEEE Interface

DPO DISPLAY SOURCE（Continued）
In the preceding example，line $\emptyset$ dimensions two string variables；line 1 sets the interface Address Register to the decimal address of the Display Generator card within the DPO；lines 2 and 3 read the value of that card； line 4 modifies the status word according to which display mode is desired； and line 5 sends the modified status word back to the DPO，thus changing the display mode appropriately．

## EXECUTING A SERIAL POLL

The following routine should be used to conduct a serial poll when the SRQ line is asserted（i．e．，when an interrupt occurs）：

## CAUTION

Do not attempt to use the standard HP mnemonic to perform the serial poll．
30：＂ser＂：moct；rds（？，rl，r2，r3）$\rightarrow$ 4 4
31： $\operatorname{band}(2, \operatorname{shf}(r 3,5)) \rightarrow r 1$
32：band（ $37, r 2)+4 \square \rightarrow r 2$
33：dtoA＋1ロด $\rightarrow$ 3
34：wti ■，7；wti b， 77 ；wti b，r己；wti b， $3 \square ; w t i ~ b, r 3 ; r d i ~ 4 \rightarrow r ᄅ ; r d i ~ 4 \rightarrow r ᄅ ~$
35：wti b，lヨ7；wti b，ヨl；wti b， 7 ；；wti 7，rl
36：mdec；otdrᄅ $\rightarrow r ᄅ$ ；dsp re
37：end
On entry to the above routine，the variable A should be set to the value of the primary address of the DPO．On exit，the status byte will be displayed on the 9825 in decimal．This routine could be made a subroutine by modify－ ing line 36 by replacing the＇dsp r2＇with＇ret＇，which would leave the dec－ imal status byte in $r 2$ ，then return to the calling routine．

The following detailed description will be useful to those who are in－ terested in byte by byte transfers over the IEEE 488 bus．Line $3 \emptyset$ labels the routine＂ser＂for serial poll；sets the calculator mode to octal so that all subsequent program values are to be interpreted as octal numbers；and finally the rds command interrogates the 98034A HP－IB Interface to determine its current status（note that the 7 here corresponds to the selector switch setting on top of the 98034A HP－IB Interface housing）．Line 31 performs a binary＇AND＇to mask all the line values on the IEEE 488 bus except the REN （Remote ENable）line．This is stored in $r 1$ and is used later to ensure that the value（asserted or unasserted）of REN does not change during this se－ quence．

EXECUTING A SERIAL POLL (Continued)
Line 32 masks $r 2$ to determine the primary address for the calculator interface itself. This value is added to $40_{8}$ to create the listen address for the calculator which is then stored in $r 2$. Line 33 performs a decimal to octal conversion of the variable A (the primary address of the DPO) which is then added to $100_{8}$ to create the talk address of the DPO.

Lines 34 and 35 actually perform all the data transfers on the bus, as follows: wti 0,7 selects the 9825 interface with which the following transfers are to be made (again, the 7 corresponds to the selector switch setting) ; wti 6,77 places UNL (UNListen) on the IEEE 488 lines (ATN is asserted); wti $6, r 2$ tells the controller to listen; wti $6,3 \emptyset$ issues the command SPE (Serial Poll Enable); wti 6,r3 tells the DPO to talk; rdi $4 \rightarrow r 2$ triggers the interface to read; and rdi $4 \rightarrow r 2$ reads the data and places status byte into r2.

In line 35: wti 6,137 performs UNT (UNTa1k); wti 6,31 issues SPD (Serial Poll Disable); wti 6,77 executes another UNL; and wti 7,rl unasserts the ATN line while leaving REN in the same condition that it was in upon entering the routine.

In line 36 , the calculator mode is set back to decimal; the status byte collected in $r 2$ is converted from octal to decimal; and the results are displayed on the calculator readout.

## APPENDIX C

ASCII CODE CHART

| ${ }_{B 1 T S}{ }^{87}{ }_{86}$ <br> вз 82 в1 |  |  |  | ${ }^{\circ}{ }_{1}$ | ${ }^{\square}{ }_{\square}{ }_{0}$ | , | ${ }^{1} \square^{\circ}$ | , |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | control |  |  |  | w |  | ow |  |
| 0 | 01010 |  | NU |  |  |  |  |  |  | ${ }_{6170}{ }^{11}$ |
| $\emptyset$ | $\square 0$ |  | SOH | C1 |  |  |  |  |  |  |
| 0 |  |  |  | (18) |  |  | 1 |  |  |  |
| 0 |  |  | ${ }_{3} \mathrm{ETX}_{13}$ | DC3 |  |  |  |  |  |  |
| $\emptyset$ | 10.0 |  | ${ }_{4} \mathrm{EOT}$ | DC4 |  |  |  |  |  |  |
| $\emptyset$ |  |  | ${ }_{5}$ ENQ | NAK | ${ }_{25}{ }^{13}$ | ${ }^{5} 5$ | ${ }_{45}{ }^{\text {c }}$ |  |  |  |
| 0 |  |  | ACK |  |  |  |  |  |  |  |
| 01 |  |  |  |  |  |  |  |  |  |  |
| $10$ | - |  | ${ }_{8} \mathrm{BS}_{(8)}$ |  |  |  |  |  |  |  |
| $10$ |  |  |  | EM |  | 9 |  |  |  |  |
| 10 | ¢ |  | ${ }_{\mathrm{a}} \mathrm{LF}_{(10)}$ |  |  |  |  |  |  | 2 |
|  |  |  | $\mathrm{BT}_{11}$ |  |  |  |  |  |  | 8 |
| 11 | 100 |  | $\mathrm{FF}_{12}$ | ${ }_{10} \mathrm{FS}$ |  |  |  |  |  |  |
|  | $1{ }^{1} 1$ |  | - CR | ${ }^{10} 159$ |  |  |  |  |  | $11$ |
|  |  |  | $\mathrm{SO}_{(124)}$ | ${ }_{1 E} \mathrm{~nJ}(30)$ |  |  | $\mathrm{N}_{178}$ | $\wedge_{19}$ | $11$ |  |
|  |  |  | ${ }_{\text {F }} \mathrm{SI}_{115}$ | ${ }_{15} \mathrm{US}_{(311}$ |  |  | 0 |  |  |  |

