



Tektronix[®]
COMMITTED TO EXCELLENCE

Instructions

12RM41 Z80 MNEMONICS ROM PACK

The Z80 Mnemonics ROM Pack configures a 1240 Logic Analyzer to acquire and disassemble data from a Z80 microprocessor. The Z80 Probe Interface (Option 01) makes connection to the microprocessor easy and arranges the lines for use with the setup from the ROM Pack.

NOTE

To use this ROM Pack, your 1240 Logic Analyzer must be equipped with at least two 1240D2 cards.

Insert this manual at the back of your *1240 Logic Analyzer Operator's Manual*, or in the 1240 Optional Accessories binder.

**PLEASE CHECK FOR CHANGE INFORMATION
AT THE REAR OF THIS MANUAL**

TABLE OF CONTENTS

	Page
OVERVIEW	1
This Manual	1
Other Manuals	1
Optional Probe Interface	1
ROM PACK INSTALLATION	1
Minimum Configuration	1
Installing the ROM Pack	1
Loading the ROM Pack Contents	2
Removing the ROM Pack	2
CONNECTING TO THE Z80	3
Connection Overview	3
Connecting the Probe Interface to the Z80	4
Connecting the 1240 to the Probe Interface	4
If You Do Not Have a Probe Interface	5
If You Buy a UPIK40	6
THE SETUP SUPPLIED BY THE ROM PACK	7
Menu and Data Display Differences	8
Timebase Definitions	8
What You May Change	9
Storing and Using a Modified Setup	9
DATA QUALIFICATION AND TRIGGERING	10
Identifying Cycle Types	10
Specifying Cycle Types	10
Z80 Cycle Type Definitions	11
DISPLAYING DISASSEMBLED DATA	12
Instruction Mnemonics	12
Display Formats	12
Mark Opcode Key	15
Timing Displays	15
Dual Timebase Displays	16
Editing the Reference Memory	17
Non-standard Disassemblies	18
LINE PRINTER OUTPUT	19
ERROR MESSAGES	21
PARTS LISTS	22

OVERVIEW

THIS MANUAL

This manual describes how the Z80 Mnemonics ROM Pack configures the 1240 Logic Analyzer for use with Z80 microprocessors, how to connect the 1240 to the Z80, and how to acquire data and display it. It also describes the four data display formats available when a Z80 Mnemonics ROM Pack is installed in your 1240 and how you can get a printout of these state table displays.

OTHER MANUALS

To use the Z80 Mnemonics ROM Pack, you should be familiar with the operation of the 1240 Logic Analyzer and the Z80 microprocessor. Refer to the *1240 Logic Analyzer Operator's Manual* and the operator's manuals for any communication packs that you may be using, as well as the manufacturer's Z80 microprocessor manual.

OPTIONAL PROBE INTERFACE

Option 01 to the Z80 Mnemonics ROM Pack is a Z80 Probe Interface, that allows the 1240 to be easily connected to the Z80. An unconfigured probe interface can be ordered as a 40-pin Universal Probe Interface Kit (UPIK40).

ROM PACK INSTALLATION

MINIMUM CONFIGURATION

In order to acquire data from a Z80 microprocessor using the Z80 Mnemonics ROM Pack, it is necessary to have a 1240 Logic Analyzer equipped with at least two 1240D2 18-channel Data Acquisition Cards.

NOTE

The Z80 Mnemonics ROM Pack will not set up the 1240 or disassemble data when it is installed in a 1240 with less than two 1240D2 acquisition cards.

INSTALLING THE ROM PACK

CAUTION

Static discharge can damage the semiconductor devices in a Mnemonics ROM Pack. Discharge static from a pack before installing it by momentarily laying the pack, label side up, on the top of the 1240.

To install the Z80 Mnemonics ROM Pack in your 1240 Logic Analyzer, locate the slot on the right side of the instrument, beneath the probe connectors. Insert the connector end of the ROM Pack, with the label up, past the hinged slot cover and into the memory pack connector. (The mechanical design of the pack ensures that it cannot be installed incorrectly.) Refer to Figure 1.




Figure 1. Installing the ROM Pack in a 1240.

LOADING THE ROM PACK CONTENTS

NOTE

The 1240 should use the same power ground as the system under test. Otherwise, differences between system grounds may cause inconsistent acquisition.

If the 1240 has not been powered up, the contents of the ROM Pack will be loaded automatically at power-up. If the 1240 is on, enter the Storage Memory Manager menu, remove any other ROM Pack, install the Z80 Mnemonics ROM Pack, and press the LOAD NEW PACK soft key. The ROM Pack is now loaded.

CAUTION

Do not remove the ROM Pack while you are in any menu other than Storage Memory Manager. Removing it at any other time may cause complete disruption of the 1240's internal memory. To restore the 1240, turn it off and back on.

REMOVING THE ROM PACK

To unload the ROM Pack from the 1240, enter the Storage Memory Manager menu, pull the ROM Pack straight out of the 1240 (it is not necessary to power down), and press LOAD NEW PACK.

CAUTION

After removing the ROM Pack, do not leave the Storage Memory Manager menu without pressing the LOAD NEW PACK soft key. Doing so may cause complete disruption of the 1240's internal memory. To restore the 1240, turn it off and back on.

CONNECTING TO THE Z80

CONNECTION OVERVIEW

Table 1 provides an overview of the connections between the 1240 Logic Analyzer equipped with a Z80 Mnemonics ROM Pack and your Z80 microprocessor.

NOTE

Regardless of the connection scheme, be sure to connect a USER'S GND lead from each acquisition probe to the microprocessor ground (pin 29). Otherwise, invalid data may be acquired.

Table 1
1240 SCREEN TO Z80 PINOUT MAP

1240 SCREEN			CONNECTIONS		Z80	
GROUP	BIT	C/Q	POD*	CHAN	SIGNAL	PIN
/INT	0	-	2	4	/INT	16
CNTL	6	-	2	7	/HALT	18
	5	-	2	6	/BUSAK	23
	4	-	2	5	/IORQ	20
	3	-	2	3	/MREQ	19
	2	-	2	2	/RD	21
	1	-	2	1	/WR	22
	0	-	2	0	/M1	27
ADDR	15	-	3	7	A15	5
	14	-	3	6	A14	4
	13	-	3	5	A13	3
	12	-	3	4	A12	2
	11	-	3	3	A11	1
	10	-	3	2	A10	40
	9	-	3	1	A9	39
	8	-	3	0	A8	38
	7	-	0	7	A7	37
	6	-	0	6	A6	36
	5	-	0	5	A5	35
	4	-	0	4	A4	34
	3	-	0	3	A3	33
	2	-	0	2	A2	32
	1	-	0	1	A1	31
0	-	0	0	A0	30	
DATA	7	-	1	7	D7	13
	6	-	1	6	D6	10
	5	-	1	5	D5	9
	4	-	1	4	D4	7
	3	-	1	3	D3	8
	2	-	1	2	D2	12
	1	-	1	1	D1	15
	0	-	1	0	D0	14
(none)	-	P0	0	C/Q	/IORQ	20
	-	P1	1	C/Q	/WR	22
	-	P2	2	C/Q	/RD	21
	-	P3	3	C/Q	/BUSAK	23

* Pod numbers are shown for a 1240 with a total of two acquisition cards installed. For each additional acquisition card installed, add 2 to the pod numbers given.

The first two of the following subsections are for those who purchased an Option 01 with their Z80 Mnemonics ROM Pack (12RM41 Option 01). The third subsection is intended for those who did not purchase a Z80 Probe Interface along with their ROM Pack, while the fourth is for those who have subsequently purchased a 40-pin Universal Probe Interface Kit (UPIK40).

CONNECTING THE PROBE INTERFACE TO THE Z80

If you ordered Option 01, your Z80 Mnemonics ROM Pack came with a Z80 Probe Interface. Connect the 40-pin DIP clip end of the Z80 Probe Interface to the Z80 microprocessor. Be sure to connect pin 1 of the DIP clip to pin 1 of the microprocessor. Pin 1 of the Z80 Probe Interface DIP clip is identified with an arrow.

NOTE

Failure to connect pin 1 of the Probe Interface to pin 1 of the Z80 will result in acquisition of meaningless data or a SLOW CLOCK indication.

CONNECTING THE 1240 TO THE PROBE INTERFACE

Connect two data acquisition probes to each of the two 18-channel data acquisition cards used by the Z80 Mnemonics ROM Pack. (The ROM Pack uses the 1240D2s in the highest-numbered slots of the 1240.) Remove the lead sets from these probes.

NOTE

The 1240 should use the same power ground as the system under test. Otherwise, differences between system grounds may cause inconsistent acquisition.

Now attach these probes to the Z80 Probe Interface. Turn on the 1240 (if it is not already on) and use the ID button to identify one of the probes connected to the two highest-numbered 18-channel cards. Connect that probe to the Z80 Probe Interface lead set with the correct label as indicated by Table 2. Repeat this procedure for each probe. Also, connect the ground leads from all four probes to the ground ring on the black wire.

**Table 2
PROBE TO Z80 PROBE INTERFACE CONNECTIONS**

Z80 Probe Interface Lead Set Identifiers		1240 Pod I.D. Number for various configurations		
1240	(DAS)	2 Acq. Cards	3 Acq. Cards	4 Acq. Cards
0	(1A)	0	2	4
1	(1B)	1	3	5
2	(1C)	2	4	6
3	(2A)	3	5	7

NOTE

Be sure to connect a USER'S GND lead from each acquisition probe to the black wire with the ring on it (microprocessor ground). Otherwise, invalid data may be acquired.

IF YOU DO NOT HAVE A PROBE INTERFACE

If your Z80 Mnemonics ROM Pack does not include an Option 01 Probe Interface, connect the pins from the microprocessor to the 1240D2 pod channels as shown in Table 3.

NOTE

Be sure to connect a USER'S GND lead from each acquisition probe to the microprocessor ground (pin 29). Otherwise, invalid data may be acquired.

Table 3
Z80 PINOUT WITH POD AND CHANNEL ASSIGNMENTS

1240 Pod*-Channel	Signal Name	Z80 Pin Numbers	Signal Name	1240 Pod*-Channel
P3-3	A11	1	A10	P3-2
P3-4	A12	2	A9	P3-1
P3-5	A13	3	A8	P3-0
P3-6	A14	4	A7	P0-7
P3-7	A15	5	A6	P0-6
n.c.	ϕ	6	A5	P0-5
P1-4	D4	7	A4	P0-4
P1-3	D3	8	A3	P0-3
P1-5	D5	9	A2	P0-2
P1-6	D6	10	A1	P0-1
n.c.	+5 V	11	A0	P0-0
P1-2	D2	12	GND	Grounds
P1-7	D7	13	/RFSH	n.c.
P1-0	D0	14	/M1	P2-0
P1-1	D1	15	/RESET	n.c.
P2-4	/INT	16	/BUSRQ	n.c.
n.c.	/NMI	17	/WAIT	n.c.
P2-7	/HALT	18	/BUSAK	P2-6, P3-C/Q
P2-3	/MREQ	19	/WR	P2-1, P1-C/Q
P2-5, P0-C/Q	/IORQ	20	/RD	P2-2, P2-C/Q

* Pod numbers are shown for a 1240 with a total of two acquisition cards installed. For each additional acquisition card installed, add 2 to the pod numbers given.

IF YOU BUY A UPIK40

If you purchase a 40-pin Universal Probe Interface Kit (UPIK40), it should be assembled so the connections correspond to the information shown in Table 4. You should label the lead sets in the UPIK40 with pod numbers appropriate to your 1240. Note that Table 4 contains pod numbers that are only appropriate if your 1240 has two 18-channel cards and no others. If your 1240 has more acquisition cards, add 2 to the pod number for each additional card.

Table 4
PROBE INTERFACE CONNECTIONS*

1	Pod 3 — orange	Pod 3 — red	40
2	Pod 3 — yellow	Pod 3 — brown	39
3	Pod 3 — green	Pod 3 — black	38
4	Pod 3 — blue	Pod 0 — violet	37
5	Pod 3 — violet	Pod 0 — blue	36
6		Pod 0 — green	35
7	Pod 1 — yellow	Pod 0 — yellow	34
8	Pod 1 — orange	Pod 0 — orange	33
9	Pod 1 — green	Pod 0 — red	32
10	Pod 1 — blue	Pod 0 — brown	31
11		Pod 0 — black	30
12	Pod 1 — red	Ground ring	29
13	Pod 1 — violet		28
14	Pod 1 — black	Pod 2 — black	27
15	Pod 1 — brown		26
16	Pod 2 — yellow		25
17			24
18	Pod 2 — violet	Pod 2 - blue; Pod 3 - white	23
19	Pod 2 — orange	Pod 2 - brown; Pod 1 - white	22
20	Pod 2 - green; Pod 0 - white	Pod 2 - red; Pod 2 - white	21

* Pod numbers are shown for a 1240 with a total of two cards installed. For each additional card installed, add 2 to the pod numbers given. Connections are shown from the wire insertion side of the male-to-female harmonica adapter.

THE SETUP SUPPLIED BY THE ROM PACK

When the Z80 Mnemonics ROM Pack is loaded into a 1240 with two or more 1240D2 cards, several things happen:

- The 1240 enters Operation Level 2, ADVANCED STATE ANALYSIS. If you manually leave level 2 for levels 0 or 1, you will ruin the setup supplied by the ROM Pack. (Using level 3 will not cause a problem.)
- All 1240D2 chaining is turned off.
- The thresholds are set to TTL on the two 1240D2s used by this ROM Pack.
- All polarities are set to 1 (positive - true) on the two 1240D2s used by this ROM Pack.
- T2 is redefined as DEMUX. See *Timebase Definitions* later in this manual.
- The lowest-numbered pod and the highest-numbered pods (of the 1240D2s being used by the ROM Pack) are clocked by T2 F and used to acquire the ADDR group. The radices for this group are set to HEX.
- The other two pods used by the ROM Pack are clocked by T2 L and are used to acquire the CNTL, /INT, and DATA groups. The radices of the CNTL and /INT groups are set to BIN, while those of the DATA group are set to HEX.
- Channel 8 of the third and fourth pods used by the ROM Pack are reserved for use by the 1240 in postprocessing the acquired data. Do not attempt to use these channels.

NOTE

If you attempt to use the Z80 Mnemonics ROM Pack in a 1240 that does not have at least two 1240D2s, the 1240 setup will not be modified.

Table 5 summarizes the way the Z80 Mnemonics ROM Pack sets up the last two 18-channel cards in the 1240.

Table 5
HOW THE Z80 ROM PACK SETS UP THE 1240

GROUP	TIME BASE	INPUT RADIX	DISPLAY RADIX	THRESHOLD, POLARITY	POD*: CHANNELS
/INT	T2 L	BIN	BIN	TTL, +	2: 4
CNTL	T2 L	BIN	BIN	TTL, all +	2: 7-5,3-0
ADDR	T2 F T2 F	HEX HEX	HEX HEX	TTL, all + TTL, all +	3: 7-0 0: 7-0
DATA	T2 L	HEX	HEX	TTL, all +	1: 7-0

* Pod numbers are shown for a 1240 with a total of two acquisition cards installed. For each additional acquisition card installed, add 2 to the pod numbers given.

MENU AND DATA DISPLAY DIFFERENCES

- The Timebase, Memory Config, and Channel Grouping menus are set up as shown in Table 5. Do not change these settings except as described in the subsection, *What You May Change*.
- Every menu that uses groups contains the CNTL, /INT, ADDR, and DATA groups set up by the ROM Pack.
- If a 1200C01 RS232C or a 1200C11 Parallel Printer COMM Pack is installed, the COMM PORT CONTROL menu is replaced by the LINE PRINTER OUTPUT menu. Line printer operation is described later in this manual.
- The STATE TABLE soft key label changes to Z80 STATE TABLE while you are in the State Table menu.
- Also in the State Table display, GLITCHES ON/OFF is replaced by a FORMAT select field. This is where you choose a data display format. The choices are STATE, ABSOLUTE, HARDWARE, and SOFTWARE. The differences between these formats are discussed in detail later in this manual. You can still make the choice of GLITCHES ON or GLITCHES OFF in the Timing Diagram menu; the State Table display will reflect that choice.
- A new soft key, MARK OPCODE, also appears in the lower left corner of the State Table menu. This key is used to help the Z80 Mnemonics ROM Pack correctly identify FETCH cycles at the beginning of memory or after discontinuities in the data. The use of this key is described later in this manual under the heading *Mark Opcode Key*.
- In the Timing Diagram display, the active cursor value at the bottom of the display is shown in STATE, ABSOLUTE, or HARDWARE format depending on the selection made in the State Table menu. (If you select SOFTWARE disassembly in the State Table menu, readouts in the Timing Diagram will appear in HARDWARE format.)

TIMEBASE DEFINITIONS

The Z80 Mnemonics ROM Pack sets up the 1240 to use Timebase 2 in the DEMUXED mode. T2 F is then used to store the ADDR group, and T2 L is used to store the CNTL, /INT, and DATA groups. Timebase T2 F is set up to be the *falling* edge of /IORQ, or /WR, or /RD, qualified by ANDing with /BUSAK = 1. Timebase T2 L is set up to be the ORed *rising* edges of /IORQ, /WR, and /RD qualified by ANDing with /BUSAK = 1. Refer to Table 6.

Table 6
DEFAULT SETUP OF CLOCK QUALIFIERS

Clock Qualifier	Pod Number			T2 F		T2 L	
	2 Acq. Cards	3 Acq. Cards	4 Acq. Cards	ORed Clock	ANDed Qual.	ORed Clock	ANDed Qual.
/IORQ	0	2	4	falling		rising	
/WR	1	3	5	falling		rising	
/RD	2	4	6	falling		rising	
/BUSAK	3	5	7		high		high

DMA Cycles. The default Timebase definitions just described prevent the acquisition of Direct Memory Access cycles by the /BUSAK = 1 qualification. If you want to store DMA cycles, you may change the qualification of the T2 F and T2 L timebases in the TIMEBASE menu. Qualification on BUSAK = 0 causes only DMA cycles to be stored, while no qualification on BUSAK (blank, don't care) allows both DMA and non-DMA cycles to be stored. Because /BUSAK is included in the set of stored control lines, the Z80 Mnemonics ROM Pack is able to identify DMA cycles, so disassembly should be correct regardless of the setting of this qualifier if your system follows standard Z80 protocols and that all signals from the DMA device arrive at the Z80.

Additional User Qualification. If your 1240 has more data acquisition cards than the required two 18-channel cards, you may use the additional clock/qualifier channels to further qualify Timebase 2. *HOWEVER*, correct disassembly is not guaranteed when you do this.

WHAT YOU MAY CHANGE

Much of the setup provided by the Z80 Mnemonics ROM Pack cannot be disturbed without seriously impairing the disassembly of your data, but you can safely make the following modifications:

- You may change radices anywhere, but your choices will be ignored in some display formats.
- You may reorganize the CNTL and /INT groups; the ROM Pack will retain its own internal grouping for processing purposes.
- You may change the qualification of timebases T2 F and T2 L, but correct mnemonic disassembly will no longer be guaranteed.
- You may change anything having to do with timebase T1; the Z80 Mnemonics ROM Pack only uses T2.
- You may change the configuration or grouping of any acquisition cards not used by the ROM Pack (as long as you do not chain the 1240D2s). The Z80 Mnemonics ROM Pack uses only the two highest-numbered 1240D2 (18-channel) acquisition cards.

NOTE

Do not chain your 18-channel cards. Doing so disrupts the setup supplied by the ROM Pack.

STORING AND USING A MODIFIED SETUP

When you have created and verified a modified setup for your 1240 that is compatible with the Mnemonics ROM Pack, you can store it and retrieve it using the following procedures:

Storing a Modified Setup

- Go to the Storage Memory Manager menu (UTILITY key).
- Remove the Mnemonics ROM Pack.
- Install a RAM Pack, press LOAD NEW PACK, and store your setup (FILETYPE: SETUP, STORED IN: PACK).

Using a Modified Setup

- Go to the Storage Memory Manager menu (UTILITY key).
- Install your RAM Pack, press LOAD NEW PACK, and load the file containing the modified setup.
- Store that setup in the 1240's internal RAM (FILETYPE: SETUP, STORED IN: RAM).
- Remove the RAM Pack, install the Mnemonics ROM Pack, and press LOAD NEW PACK.
- Retrieve your modified setup from the 1240's internal RAM and proceed.

DATA QUALIFICATION AND TRIGGERING

IDENTIFYING CYCLE TYPES

To use either the Global or Sequential Event Recognizers effectively, you need to be able to identify cycle types. Cycle types are decoded from the channels of the CNTL group according to the relationships shown in Table 8. Table 7 gives the names of the signals in the CNTL group.

Table 7
CNTL GROUP SIGNALS

CHAN.	SIGNAL NAME
6	/HALT
5	/BUSAK
4	/IORQ
3	/MREG
2	/RD
1	/WR
0	/M1

Table 8
IDENTIFYING CYCLE TYPES

CYCLE TYPE	CNTL GROUP		HEX
	654	3210	
HALT	0XX	XXXX	0X, 1X, 2X, or 3X
DMA READ	101	0011	53
DMA WRITE	101	0101	55
I/O READ	110	1011	6B
I/O WRITE	110	1101	6D
INTACK RD	110	1110	6E
FETCH or FETCH 2	111	0010	72
MEM READ	111	0011	73
MEM WRITE	111	0101	75
* ? *	All	Others	??

SPECIFYING CYCLE TYPES

To specify a particular cycle type as a condition for data qualification or triggering, enter the values shown in Table 8 for that cycle type in the CNTL field of the event recognizer.

CNTL Group Modification. You may split up the CNTL group, or rearrange its channels, or change its radix, without affecting disassembly. The ROM Pack maintains for its internal use a version of the group as it originally set it up. This allows you to take individual channels out of the CNTL group or create your own sub-groups with names that suggest the sub-set of channels you include or the way you are using them. (Of course, reorganization of the CNTL group means that you can no longer use the values given in Table 8.)

Z80 CYCLE TYPE DEFINITIONS

- DMA READ** A direct memory access cycle. The Z80 has relinquished the bus and an external device is sending data out of memory.
- DMA WRITE** A direct memory access cycle. The Z80 has relinquished the bus and an external device is sending data into memory.
- FETCH** A memory read cycle in which the first byte of an instruction is fetched for execution.
- FETCH 2** A memory read cycle which contains the second byte of an instruction whose first byte was a (hexadecimal) CB, DD, ED, or FD. (The Z80 Mnemonics ROM Pack makes the distinction between a FETCH and a FETCH 2; the Z80 does not output any status information that signals this difference.)
- HALT** Indicates that the Z80 is in a halt state. No instructions are being executed. Neither the data nor address buses contain useful information during this type of cycle.
- I/O READ** A cycle in which data is read from an I/O port. The port number appears on the lower 8 bits of the address bus. The higher 8 bits of the address bus contain meaningless data, indicated by a "-" in the HARDWARE and SOFTWARE display formats.
- I/O WRITE** A cycle in which data is written to an I/O port. The port number appears on the lower 8 bits of the address bus. The higher 8 bits of the address bus contain meaningless data, indicated by a "-" in the HARDWARE and SOFTWARE display formats.
- INTACK RD** A cycle in which the Z80 responds to an asserted /INT signal. The data bus contains an 8-bit vector supplied by the interrupting device. The address bus does not contain useful information during this cycle, and is replaced by "----" in the HARDWARE and SOFTWARE display formats.
- MEM READ** Any cycle, other than an opcode FETCH or FETCH 2 cycle, in which data is read from memory. An event recognizer set for MEM READ cycles can be modified to include fetch cycles by entering an X (don't care) in bit 0 (/M1) of the default CNTL group.
- MEM WRITE** Any cycle in which data is written to memory by the Z80.
- * ? * An illegal cycle type; an unrecognized combination of control channels. This may indicate a misconnected or defective Z80 Probe Interface, or a setup that has been modified from what the ROM Pack created, or a problem in your prototype.

ABSOLUTE. This format is like the STATE format, but is enhanced by the addition of cycle type information. Look at Figure 3.




Figure 3. ABSOLUTE format adds cycle type information.

HARDWARE. In this format, instruction mnemonics are displayed in the DATA group on opcode fetch cycles, and cycle type information is provided on all other cycles. Meaningless address bus values are replaced by dashes. Look at Figure 4.

NOTE

User choices of display radix are overridden in the HARDWARE display format. The ADDR and DATA groups are always shown in HEX. To see the data in these groups in your choice of radix, use the FORMAT select field to switch back and forth between this format and ABSOLUTE or STATE.




Figure 4. HARDWARE format shows instruction mnemonics.

SOFTWARE. This display format is designed to look like a source code listing and thus make analysis of the program flow easier. It is similar to **HARDWARE** except that the data for instruction read cycles that are not first opcode fetches is suppressed and only the CNTL, ADDR, and DATA groups are available. (T1 groups and T2 groups from 18-channel cards that are not being used by the ROM Pack are suppressed.) Also, meaningless address bus values are replaced by dashes. Look at Figure 5.

The suppression of cycles resulting from the transition from any other format to **SOFTWARE** may cause the data cursors to move. Also, user choices of display format are overridden in the **SOFTWARE** display format. The ADDR and DATA groups are always shown in HEX. To see the data in these groups in your choice of radix, use the **FORMAT** select field to switch back and forth between this format and **ABSOLUTE** or **STATE**.

```

STATE TIME          TIMING DIAGRAM  CURSOR1 = - 101  KNOB=MOVE CURSOR
                                     CURSOR2 = TRIG
                                     CURSOR4 =      0NS
HIGHLIGHT: OFF  ACTIVE MEM: REFMEM  FORMAT: SOFTWARE
-----
LOC  CNTL  ADDR DATA
-----
- 114 1110010 01C6 LD HL,020C
- 111 1110010 01C9 ADD HL,BC
- 110 1110010 01CA JP (HL)
- 109 1110010 0200 JP 0200
- 106 1110010 0200 LD A,00
- 104 1110010 0202 OUT (0C),A
- 102 1101101 -8C 00 ( I/O WRITE )
- 101 1110010 0234 LD A,(23F6)
- 98 1110011 23F6 01 ( MEM READ )
- 97 1110010 0237 OR A
- 96 1110010 0238 JR 7,0247
- 94 1110010 0238 CALL 0659
- 91 1110011 238F 02 ( MEM WRITE )
- 90 1110011 238F 30 ( MEM WRITE )
- 89 1110010 0659 LD IX,23F7
MARK OPCODE  NEXT HIGHLIGHT  SWITCH DISPLAY TO  ACQMEM TO  CHANGE
                                     REFMEM      ACTIVE
                                     CURSOR

```

4822-05

Figure 5. **SOFTWARE** format suppresses non-fetch instruction reads.

MARK OPCODE KEY

This soft key is used to re-invoke the algorithm that processes data just after it has been acquired. You use this key to help the Z80 Mnemonics ROM Pack correctly identify a FETCH cycle, as distinguished from a FETCH 2 cycle. The ROM Pack may need this help near the beginning of memory or after discontinuities in the data caused by data qualification.

The Z80 does not provide a means for determining whether a particular instruction fetch is the first or second fetch of that instruction (/M1 is asserted for both). Consequently, when the ROM Pack begins to process data at the beginning of memory, it has to make an assumption that may not be valid, i.e., that the first fetch that it encounters is a FETCH rather than a FETCH 2. If it turns out that that fetch was not really the first fetch of that instruction, erroneous disassembly may occur for a few cycles before the disassembly process gets in sync with the code. Similarly, if data qualification causes discontinuities in the acquired data, the processing algorithm may be temporarily thrown off again at that point.

In both cases, the disassembly algorithm will get back in sync with correct disassembly soon, but you can help the ROM Pack correct its faulty assumptions and make the disassembly correct throughout the acquired memory by using the MARK OPCODE soft key. You can tell that faulty disassembly has occurred from one of the following symptoms:

- You may get an *illegal opcode* indication.
- You may get a *missing data* indication.
- Or, you may simply get the wrong mnemonic at that point and have to consult your assembler program listing to verify that something is not right.

Once you identify a location where faulty disassembly appears to have occurred, use the MARK OPCODE soft key to fix the problem. When you press this key, what happens depends on the current identification of the cycle that the active cursor is on:

- If the active cursor is on a FETCH cycle, that cycle is changed to a FETCH 2 and the postprocessing algorithm is rerun from that point to the end of memory.
- If the active cursor is on a FETCH 2 cycle, that cycle is changed to a FETCH and the postprocessing algorithm is rerun from that point to the end of memory.
- If the active cursor is on neither a FETCH cycle nor a FETCH 2 cycle, an error message is displayed and the postprocessor is not rerun.

If data qualification has caused multiple discontinuities in the acquired data, it may be necessary to use the MARK OPCODE soft key several times. Begin applying it at the beginning of the acquired memory (lowest location numbers) and apply it again wherever the discontinuities have led to faulty disassembly.

Once you have helped the Z80 Mnemonics ROM Pack correctly identify the FETCH cycles, you do not have to use this key again (unless you edit that memory), because the opcode markings are stored (on the reserved channels) and transferred with that memory whenever you move it.

TIMING DISPLAYS

In the Timing Diagram menu, the active cursor value readout at the bottom of the data display reflects your choice of disassembly FORMAT in the State Table menu, with one exception: When you select SOFTWARE in the State Table menu, the readout in the Timing Diagram will be in HARDWARE format.

DUAL TIMEBASE DISPLAYS

As noted earlier in this manual, you may use T1 with any acquisition cards in your 1240 that are not used by the Z80 Mnemonics ROM Pack. The ROM Pack only uses the two 18-channel cards with the highest pod numbers, so you may use T1 with any lower-numbered 18-channel cards and any 9-channel cards in the instrument.

In the STATE, ABSOLUTE, and HARDWARE formats, the data acquired on T1 is correlated with the T2 data acquired from the Z80. Refer to Figure 6 to see T1 data correlated with Z80 data.




Figure 6. T1 data correlated with Z80 data.

When you select SOFTWARE as the data display format, T1 data is suppressed in the interest of giving you the best possible overview of the Z80 program flow. Refer to Figure 7 and contrast it with Figure 6.





Figure 7. T1 data is suppressed in SOFTWARE format.

EDITING THE REFERENCE MEMORY

If you edit your reference memory, you will want to use the MARK OPCODE soft key to put the correct information on the reserved channels. Go to the State Table display and select HARDWARE as the display format. Position the active cursor on a disassembled instruction or a FETCH 2 cycle just ahead of the edited area of your modified memory (lower location number). Then push the MARK OPCODE key twice. The first use of the key changes the FETCH to a FETCH 2; the second changes it back, but the postprocessor will have re-examined all of the data between the active cursor and the end of memory and re-identified it.

NON-STANDARD DISASSEMBLIES

When the Z80 Mnemonics ROM Pack encounters an unexpected combination of data, or when part of the data is missing, one of the indications shown in Figure 8 appears.



- 1 **Missing data indication** signals that part of the instruction was not stored in the acquisition memory. This can arise at the end of memory or when some sort of data qualification has prevented the complete storage of an instruction. A single asterisk is displayed for each missing hexadecimal digit.
- 2 **Undetermined opcodes** are shown as FETCHs. This occurs when one or more bytes of an instruction is missing and therefore a determination of the opcode mnemonic cannot be made. This can occur at the end of memory or when some sort of data qualification has prevented the complete storage of an instruction.
- 3 **Illegal opcode fetch** indication occurs when a CB, ED, DD, or FD opcode is detected on the FETCH cycle of an instruction, but the subsequent bytes are not legal combinations. The first byte of the opcode appears to the left of this label in the DATA group. This indication usually occurs when a problem in your software has caused an attempted execution at an erroneous address.
- 4 **Illegal cycle type** arises from an unexpected combination of control channel values. This indication can occur in every display format type except STATE. It can be caused by a misconnected or defective Z80 Probe Interface (or UPIK40), or a setup that has been modified and is no longer correct, or a problem with your system under test.

Figure 8. Non-standard disassemblies.

4822 08

LINE PRINTER OUTPUT

When the Z80 Mnemonics ROM Pack is installed in a 1240 that also has a 1200C01 RS232C or 1200C11 Parallel Printer COMM Pack installed, the UTILITY menu presents a soft key labeled LINE PRINTER OUTPUT replacing the COMM PORT CONTROL key. The menu accessed by this key allows you to send your state data displays to a line printer in the current format. Refer to Figures 9 and 10.

The screenshot shows the 'LINE PRINTER OUTPUT' menu with the following parameters:

- 1. NEW LINE CHARACTERS: IN HEX 00 00 XX XX
- 2. LINES PER PAGE 20
- 3. NEW PAGE CHARACTERS: IN HEX 00 XX XX XX
- 4. ACTIVE MEM: W/OSMEM
- 5. PRINT LIMITS ARE: FIXED
- 6. LIMITS: 255 255
- 7. PRINT DATA (soft key)

7

- 1 NEW LINE CHARACTERS:** Use these hexadecimal fields to define a string of from one to four characters that will be appended to each line. The first field must have an entry, but the last three fields can be filled with Xs (don't cares).
- 2 LINES PER PAGE:** Use this decimal field to specify the number of lines that will be printed on each page. Valid values range from 1 to 99.
- 3 NEW PAGE CHARACTERS:** Use these hexadecimal fields to define a string of from one to four characters that will follow the end of every page. The first field must have an entry, but the last three fields can be filled with Xs (don't cares).
- 4 ACTIVE MEM:** This field is for information only. Change the active memory in the State Table or Timing Diagram menus.
- 5 PRINT LIMITS ARE:** Use this field to indicate whether the area of active memory to be printed will be defined by FIXED LIMITS or BETWEEN CURSORS. When BETWEEN CURSORS is selected, the area of the active memory that will be printed is defined by the data cursors (inclusive).
- 6 LIMITS:** This field becomes active when FIXED LIMITS is selected in the PRINT LIMITS ARE field. Entries here specify the first and last line of memory to be printed. When PRINT LIMITS ARE: BETWEEN CURSORS, this field displays the locations of the cursors.
- 7 PRINT DATA:** Touch this soft key to start the transmission of data. It will remain lighted during the transfer. Use the STOP key to interrupt the transmission, if necessary.

Figure 9. LINE PRINTER OUTPUT menu when 1200C11 is installed.

4822-09

NOTE

Do not attempt to control the 1240 remotely using an RS232C COMM Pack while any Mnemonics ROM Pack is installed.

1 — BAUD RATE: 1200

2 — PARITY: EVEN

3 — NEW LINE DELAY TIME: 0.1S

4 — NEW PAGE DELAY TIME: 0.1S

5 — PRINT DATA

- 1 BAUD RATE: Use this field to specify the baud rate at which the 1240 will supply data to the printer. The available choices are: 110, 134.5, 150, 300, 600, 1200, 2400, 4800, and 9600.
- 2 PARITY: Use this field to make parity choices of ODD, EVEN, and NONE. If your printer uses the 8th (parity) bit for something other than parity, set this field to NONE.
- 3 NEW LINE DELAY TIME: Use this field to specify the minimum time delay between the transmission of successive lines by the 1240. The choices range from NONE to 9.9 SEC in 100 ms steps.
- 4 NEW PAGE DELAY TIME: Use this field to specify the minimum amount of time delay between the transmission of the last line of one page and the first line of the next page. The choices range from NONE to 9.9 SEC in 100 ms steps.
- 5 PRINT DATA: Touch this soft key to start the transmission of data. Use the STOP key to interrupt the transmission, if necessary. This key places the 1240 ONLINE when the 1200C01 RS232C COMM Pack is installed. If the device being transmitted to is capable of transmitting back, spurious remote commands can affect the operation of the 1240. Also, during a PRINT DATA operation, the 1200C01 parameters are modified. Therefore, do not attempt to control the 1240 remotely while any Mnemonics ROM Pack is installed.

4822 10

Figure 10. LINE PRINTER OUTPUT menu when 1200C01 is installed. Refer to Figure 9 for a description of those fields that are the same in both menus. Refer to the *RS232C COMM Pack 1200C01 Operator's Manual* for information on handshaking protocols and the use of null modems.

ERROR MESSAGES

When used with a Z80 Mnemonics ROM Pack, the 1240 Logic Analyzer uses some error messages that are different from those it normally displays. Also, some of the normal error messages have additional meanings when they are used with this ROM Pack.

MOVE ACTIVE CURSOR TO A FETCH OR FETCH 2 CYCLE — This message indicates that the active cursor was not on either a FETCH or a FETCH 2 cycle when you pressed the MARK OPCODE soft key.

APPLYING SEARCH PATTERN - PLEASE WAIT — This message occurs briefly twice during a data acquisition with the Z80 Mnemonics ROM Pack installed, unless PATTERN SEARCH DISABLED is selected.

CONFIG ERROR — This message always appears in the State Table display after power-up with a Z80 Mnemonics ROM Pack installed. It indicates that the setup used to acquire the current acquisition memory and the current setup from the Z80 Mnemonics ROM Pack are inconsistent. Acquiring new data should make this message go away. (Refer to the *Reference Information* section of the *1240 Logic Analyzer Operator's Manual* for a complete discussion of this message.) This message also appears in the LINE PRINTER OUTPUT menu if the current configuration does not permit a PRINT DATA operation to be performed.

INSUFFICIENT 1240D2 CARDS TO SUPPORT DISASSEMBLY — This message indicates that your instrument does not have enough 18-channel cards to support the use of this Mnemonics ROM Pack.

NO VALID DATA ACQUIRED — This message indicates that either no T2 data was acquired or that the acquired data was so heavily qualified that what was left of it disappeared during (SOFTWARE) disassembly.


PRESS "STOP" TO TERMINATE OPERATION — This message tells you the correct way to stop a PRINT DATA operation. Since letting the printing operation finish or stopping it are your only choices once a printout is in progress, the 1240 assumes that you want to stop printing if you touch any key.


MEMORY TIMEBASE ASSIGNMENTS WILL NOT SUPPORT DISASSEMBLY — The memory being displayed cannot be disassembled because it was acquired with a setup that does not support disassembly. Go to the Storage Memory Manager menu and press LOAD NEW PACK to get a setup that will support disassembly. Then, acquire new data using that setup.

REPLACEABLE PARTS LIST

Z80 MNEMONICS ROM PACK — 12RM41

NUMBER	TEK. P/N	DESCRIPTION
ELECTRICAL (REFER TO SCHEMATIC IN 1240 SERVICE MANUAL)		
A43	670-8172-00	CRT. BOARD ASSY: 32/64K MEMORY ROM PACK (U200, U300 EPROMs ARE NOT PART OF A43)
A43C100	281-0775-00	CAP, FIXED, CER, DI: 0.1 μ F, 20%, 50V
A43C400	281-0775-00	CAP, FIXED, CER, DI: 0.1 μ F, 20%, 50V
CHASSIS PARTS		
U200	160-2442-00	MICROCKT, DGTL: 16384 x 8 EPROM, PRGM
U300	160-2441-00	MICROCKT, DGTL: 16384 x 8 EPROM, PRGM
MECHANICAL (REFER TO EXPLODED VIEW DRAWING)		
1	334-0167-00	1 MARKER, IDENT: MKD Z80 ROM PACK
2	200-2503-01	1 COVER, ROM PACK: TOP (ATTACHING PARTS)
3	211-0012-00	4 SCREW, MACHINE: 4.40 x 0.375, PHD, STL — — * — —
4	- - - - -	CKT BOARD ASSY: 32/64K MEMORY ROM PACK (SEE A43 REPL)
5	131-0993-00	2 • BUS CONDUCTOR: 2 WIRE, BLACK
6	131-0608-00	6 • TERMINAL, PIN: 0.365 L x 0.025 PH BRZ GOLD
7	136-0755-00	2 • SKT, PL-IN ELEC: MICROCIRCUIT, 28 DIP
8	337-3122-00	1 SHIELD, ELEC: STATIC
9	200-2504-01	1 COVER, ROM PACK: BOTTOM
10	334-4727-00	1 MARKER, IDENT: MKD PROM PROGRAM IDENT
STANDARD ACCESSORIES		
	070-4822-00	MANUAL, TECH: INSTRUCTION





REPLACEABLE PARTS LIST
Z80 PROBE INTERFACE — 12RM41 OPTION 01

NUMBER	TEK. P/N	DESCRIPTION
MECHANICAL (REFER TO EXPLODED VIEW DRAWING)		
1	012-1066-00	1 LEAD SET, ELEC: 9.75 IN. LONG.
2	015-0015-00	1 TEST CLIP ASSY: 5.5 IN. LONG, 40 PIN
3	334-5331-00	1 MARKER, IDENT: MKD Z80