

1220/1225/1230 LOGIC ANALYZER

PM407

6800/6802 Microprocessor Probe

Operator's Manual

The PM407 has a software version number of 2.51. For use with the PM407, the 1220 and 1225 Logic Analyzers require software versions of 2.5 or above; the 1230 Logic Analyzer requires a software version of 3.03 or above.

> Please check for change information at the back of this manual

070-6734-01 PRODUCT GROUP 43 **FIRST PRINTING JUNE 1988**

Microfiche scan by vintageTEK - Your donations help support the museum - vintagetek.org

Copyright [®] 1988, Tektronix, Inc. All rights reserved. Contents of this publication may not be reproduced in any form without the written permission of Tektronix, Inc.

Products of Tektronix, Inc. and its subsidiaries are covered by U.S. and foreign patents and/or pending patents.

TEKTRONIX, TEK, SCOPE-MOBILE, and k are registered trademarks of Tektronix, Inc. TELEQUIPMENT is a registered trademark of Tektronix U.K. Limited.

Printed in the U.S.A. Specification and price change privileges are reserved.

Tektronix, Inc. Walker Road Industrial Park P.O. Box 4600 Beaverton, Or. 97076

TABLE OF CONTENTS

OVERVIEW	1
ANALYZER CONFIGURATION	1
CONNECTING AND POWERING UP	2
Loading Disassembly Setups	7
Using Probes	6
Online Help	7
SETTING UP TO ACQUIRE DATA	7
Timebase	7
Probe Links	8
Clocking	8
Glitch Capture	8
Channel Grouping.	9
Trigger Conditions	10
Trigger Specification	11
Run Control	11
SETTING UP TO DISASSEMBLE CODE	12
Displaying in Hardware or Software Mode	12
Disassembly Mnemonics	13
6800 or 6802 Disassembly	14
Invalid Opcodes	14
Mark Opcode Function	14
Notes	14
Searching for Events	15
Using the Hardware Display Mode	15
Using the Software Display Mode	16
Searching for Events	17
EXAMPLES	18
Example 1: A Simple Acquisition	18
Example 2: Trigger on a Subroutine	20
Example 3: Cross Triggering	23
Configuration	23
What This Example Shows	23
The Steps for Cross-Triggering	24

i

List of Figures

Figure 1.	Analyzer configuration with PM407 probe 2
Figure 2.	Connecting the DIP clip and SUT 3
Figure 3.	6800 pinout 4
Figure 4.	Initialization menu 5
Figure 5.	Main menu 6
Figure 6.	Timebase menu 8
Figure 7.	Channel Grouping menu9
Figure 8.	Conditions menu and Trigger Spec menu 11
Figure 9.	Run Control menu
Figure 10	Disassembly mnemonics in hardware mode 13
Figure 11	. Software disassembly display
Figure 12	. Hardware disassembly display
Figure 13	. Subroutine setup
Figure 14	. Hardware display 22
Figure 15	. Software display 22
Figure 16	. Timebase for cross-trigger
Figure 17	Channel Grc uping for cross-trigger
Figure 18	. Conditions and Trigger Spec for cross-trigger 26
Figure 19	. Run Control for cross-trigger 27
Figure 20	. Hardware disassembly display 27

List of Tables

Table 1.	6800/6802 Signals and Analyzer Channels	5
Table 2.	6800/6802 Cycle Types and Analyzer Conditions.	10
Table 3.	Active Control Line Priorities	15

1

OVERVIEW

The PM407 6800/6802 Microprocessor Probe Personality Module consists of a 6800/6802 disassembly probe (with ribbon cable) and this user's manual. This manual shows you how to connect and use the PM407 with the 1220/1225/1230 Logic Analyzers. This manual does not teach you how to use analyzer keypads or menus. For information on using analyzers, refer to the operator's manual for your logic analyzer. For more information about the 6800/6802 microprocessor, refer to your microprocessor data book.

The PM407 Version 2.51 and above works with 1220/1225 Logic Analyzers having software version numbers 2.5 or higher and 1230 Logic Analyzers with software version numbers 3.04 or higher.

The PM407 gives you an interface between the 1220/1225/1230 Logic Analyzer and the 6800/6802-based systems under test (SUT). Along with regular logic analyzer features, the PM407 interface lets you sample data synchronously using the 6800/6802 clock, and display disassembly data in hardware and software formats.

Conventions. This manual uses these conventions:

- The term analyzer refers to the 1220, 1225, and 1230 Logic Analyzers unless otherwise specified.
- The term SUT refers to the 6800/6802 system under test.
- Active low signals are identified by a bar over the signal name, for example, NMI.

ANALYZER CONFIGURATION

You must have at least 32 channels in the 1230 to use the PM407. This is because the probe uses 32 channels to acquire synchronous data from the 6800/6802-based SUT. You must also use a version 2.51 and above for the PM407 if you're using either a 1220/1225 version 2.5 (or higher) or a 1230 version 3.04 (or higher). Figure 1 shows the 1230 analyzer and expansion card configuration.

CONNECTING AND POWERING UP

The PM407 probe has two probe cables that connect to the analyzer. Figure 2 shows how the analyzer connects to your SUT.



Figure 1. Analyzer configuration with PM407 probe.

Follow these steps to connect the PM407 to the analyzer.

1. Make sure that the power to the analyzer and SUT is off.

Do not connect the PM407 to the analyzer unless power to the a ...alyzer is off. Do not connect the PM407 to the SUT unless power to the SUT is off. If you connect the disassembly probe to the SUT when power to the SUT is on and power to the analyzer is off, excessive power can flow through the probe's inputs and damage the probe.

- 2. Connect the bottom cable from the probe to input A on the front of the analyzer.
- 3. Connect the top cable from the probe to input B on the front of the analyzer.



Figure 2. Connecting the DIP clip and SUT. The brown lead goes to pin 1 on the 6800/6802 microprocessor.

- Connect the PM407 probe clip to the SUT as shown in Figure 2 (power to the SUT should be off). (Figure 3 shows the 6800 pinout, and Table 1 lists analyzer-to-6800/6802 signal line connections. Figure 3 and Table 1 are shown after this procedure.)
- 5. Turn on the analyzer; this also supplies power to the probe. The analyzer screen now displays the Initialization menu (Figure 4, shown after this procedure).
- 6. Press ENIER to upload the PM407 disassembly setup into the analyzer. Pressing ENIER overwrites the existing setup and changes the probe links, channel groups, and defined conditions for 6800/6802 disassembly. If you press MENU, the PM407 setup is not uploaded and your displayed disassembled data may be inaccurate.
- 7. Turn on power to the SUT.

After you press ENIER, the Main menu (Figure 5) is displayed. This menu lists setup, data, and utility features. Since the default disassembly setup defines the setup parameters for you (probe links, sampling rate and format, and conditions), you can press START at any time to acquire data from your SUT. Example 1, later in this manual, shows a data acquisition with the default setup.

Signal Name	6800 Pin Numbers	Signal Name
Vss	1 40	RESET
HALT	2 39	TSC
ф1	3 38	NC
TRO	4 37	ф2
VMA	5 36	DBE
NMI	6 35	NC
BA	7 34	IO/R/W
Vcc	8 33	D0
AO	9 32	D1
A1	10 31	D2
A2	11 30	D3
A3	12 29	D4
A4	13 28	D5
A5	14 27	D6
A6	15 26	D7
A7	16 25	A15
A8	17 24	A14
A9	18 23	A13
A10	19 22	A12
Δ11	20 21	Vss

Figure 3. 6800 pinout. For a pinout of the 6802 refer to your 6800/6802 microprocessor data book.

6800/6802 Signals	122x/1230 Channels	Channel Groups	Description
A15-A00	B15-B00	ADD	Address bus
D07-D00	A15-A08	DAT	Data bus
VMA R/W	A01 A00	STB	Strobes
	A03 A02	INT	Interrupts
DBE, RE • HALT	A05 A04	CTL	Control

Table 16800/6802 Signals and Analyzer Channels

*DBE is for the 6800 and RE is for the 6802.

For more information about this table, press NOTES while the Disassembly menu is displayed on the screen.

TUE, MAY 31, 1988

18:22 -DEFAULT

Tektronix 1230/48 Channel Logic Analyzer, V3.05 (C) Tektronix, Inc. 1987, 1988 All rights reserved.

Use the NOIES key whenever information is needed, or consult the Operator's Manual.

X represents DON'I CARE condition.

OK to load setup from Personality Module? (Overwrites current setup and System Links!) Press ENTER to confirm, MENU to abort

Press ENTER to confirm, MENU to abort.

6734-04

Figure 4. Initialization menu. When you turn the analyzer on with the PM407 plugged in, the Initialization menu includes a message telling you that you can now upload the disassembly setup by pressing ENIER.

TUE, MAY 31, 1988

TektroniX 1230/48 Channel Logic Analyzer, V3.05 (C) Tektronix, Inc. 1987, 1988 All rights reserved.



Figure 5. Main menu. The Main menu always shows disassembly as a menu selection. However, you can display acquired data in disassembly format only when the PM407 is plugged in.

Loading Disassembly Setups. You are not required to upload the disassembly setup when you see the Initialization menu. However, if you don't, you must enter the disassembly setup manually or res⁻t the analyzer so that the PM407 can upload the disassembly setup for you. You can reset the analyzer by pressing NOTES and ENTER at the same time.

Using Probes

The PM407 must always be plugged into slots A and B on the analyzer's front panel. If you have a fully loaded 1230, you can use slots C and D for acquisition probes. If you have a 1225, you can use slot C for an acquisition probe.

Acquisition and disassembly probes can be used together or separately with the 1230 and 1225 Logic Analyzers. The probe in slot A must always be connected to the clock in your SUT. If the probe in slot A is not connected to your SUT clock, the analyzer won't trigger when you press START. If you're using more than one probe and the probes are linked synchro-

nously, each probe must be connected to the same clock point in your SUT. The PM407 DIP clip connects directly to the 6800/6802 microprocessor. Therefore, your connection to the SUT clock is assured.

Online Help

At the bottom of the disassembly screen, a one-line help message tells you which keys to press for disassembly functions. If you need more help, press NOTES. The analyzer then displays in-depth information about 6800/6802 disassembly, including the disassembler's software version number. You can press MENU at any time to exit NOTES and return to the previous display.

SETTING UP TO ACQUIRE DATA

This discussion shows you how the PM407 sets up the analyzer for 6800/6802 disassembly. The setups shown here are for an analyzer with 32 channels. *Example 1: A Simple Acquisition* later in this manual, shows a data acquisition using this 32-channel default setup.

A setup is a set of parameters that describes the current analyzer configuration for data acquisition and storage. For example, the setup includes information about probe links, acquisition rates, threshold voltage, and 6800/6802 trigger conditions.

Timebase

The acquisition timebase, probe links, and threshold voltage for 6800/6802 disassembly are shown in Figure 6. If you're using a 1230, the PM407 uses the synchronous clock rate of your SUT. If you're using a 1220 or 1225, the PM407 is set up for synchronous acquisition at 100 ns or slower.

Linke	A 5 TB	Format	Rate	Glitch	Ihre	s ho I d
A	T1	Sync			TTL	+1.40
B					TTL	+1.40
	Sele	ct: 0,2				

Figure 6. Timebase menu.

6734-06

Probe Links. The PM407 is a 32-channel disassembly probe which uses probe slots A and B. For 6800/6802 disassembly, probes A and B are linked together synchronously with the same timebase (T1) so that all disassembly is done with the same acquisition format and rate. If you're also using one or more acquisition probes, the acquisition probes are linked asynchronously in T2. This is the default setup. You can change links if you want to. However, to use the PM407 A and B slots must be linked together.

Clocking. The default disassembly clock format is synchronous so that you use the clock rate in your SUT as the data sampling rate. The PM407 probe automatically qualifies your SUT clock with software internal to the probe. There are no external clock qualifiers for the PM407.

For the 1230, the clock rate is set by your SUT. For the 1220/1225, the default clock rate is ≥ 100 ns. For 6800/6802 disassembly, you must use a clock rate of ≥ 100 ns if you're using a 1220/1225.

Glitch Capture. The 6800/6802 disassembly probe does not acquire glitches. Therefore, it is not possible to enter the Glitch field.

Channel Grouping

The PM407 sets up the analyzer's channel groups as shown in Figure 7. The Channel Grouping menu shows how the channel groups are named; for example, ADD for the address bus. If you have any acquisition probes connnected to connectors C and D, their channels will be listed under the UNUSED CHANNELS list. To acquire data on these channels you must add them to group GPF. *Example 3: Cross Triggering* later in this manual adds channels from connector C.

UE, MAY	31, 1	988	Ch	annel Gro	ouping		10	29		680	8
Group	Radix	Pol	TB	Channel	Defin	itio	ns				
add	HEX	•	11	BBBBBBB 1111110 5432109	BBBBBB 000000 876543	BBB 999 219					
DAT	HEX	٠	T 1	AAAAAAA 1111118 5432189	A 9 8						
STB	BIN	٠	T1	AA 99 19							
INT	BIN	•	11	AA 00 32							
Probe	AND RECTARDANCES	sannoi Gién		INUSED CH	ANNEL	S	1000				1
A			(Aller		87 86			Ser St			
B C 1	5 14 1	3 12	11	8 89 88	87 86	85	84	83	82	01	99
Cursor	: Av 4)	Ed	lit	nane : ENTE	ir.	De	fai		Gr	oup	5:5

Figure 7. Channel Grouping menu. The control lines (CTL) are listed after the interrupt (INT) lines.

Trigger Conditions

The Conditions menu lets you define data conditions which the analyzer can recognize and trigger on. When you upload the 6800/6802 setup, the 6800/6802 input signals are grouped to correspond to the analyzer channels as listed earlier in Table 1. The conditions listed in Table 2 show the logic states corresponding to 6800/6802 operations.

Signal Line	ADD hex	DAT bin	STB bin	INT bin	CTL bin
MEM READ	xxxx	XX	11	xx	xx
MEM WRIT	XXXX	XX	10	XX	XX
RESET	FFFE	XX	XX	XX	XX
NMI	XXXX	XX	XX	ox	XX
IRQ	XXXX	XX	XX	xo	XX
S/W INT	FFFA	XX	XX	XX	XX
/DBE6800	XXXX	XX	XX	XX	OX
/RE6802	XXXX	XX	XX	XX	OX
HALT	XXXX	XX	XX	XX	0 X

 Table 2

 6800/6802 Cycle Types and Analyzer Conditions

Figure 8 shows the default Conditions menu and Trigger Spec menu. You can change the conditions if you want to. The trigger statement shown in the figure is for a 1230. If you're using a 1220/1225, the default trigger action is START instead of TRIG.

1 1	F	EM	IEM_J	READ	×(09	001) T	HEN (TRIG	 FILL	
2										
	in de la composition de la composition Composition de la composition de la comp		1	_	COND	TIONS				19 (C) (C)
Symbo I		ADD hex	DAT	SIB bin	INT bin	CTL bin				
HEN_REA	D:	XXXX	XX	11	XX	XX				
MEN_HRI	1:	XXXX	XX	10	XX	XX				
RESET	:	FFFE	XX	XX	XX	XX				
HHI	:	XXXX	XX	XX	9 X	XX				
••	EH	dit S indow	ymbo Up Dow	1: E : F	NTER					「「「ない」の物

Figure 8. Conditions menu and Trigger Spec menu. The default condition window is large enough to show four of the defined conditions. Table 2 lists all signals/conditions defined for the PM407 probe. The default trigger statement is an ifthen statement with the first condition, MEM READ, as the trigger condition. For the 1230, the trigger action is TRIG. For the 1220/1225, the trigger action is START.

Trigger Specification

The default trigger statement is an if-then statement. At initialization, the analyzer is set to trigger and fill memory when the condition MEM READ occurs. Figure 8 shows the Trigger Spec menu along with the Conditions menu.

Run Control

When you initialize the analyzer, the Run Control menu is set up as shown in Figure 9. The default display for acquired data is a disassembly display. The trigger position is set at memory location 1024, and the analyzer looks for the trigger after the pretrigger memory is full.

The Run Control menu also sets the memory-compare mode to Manual and tells you that the default channel mask for comparing memories is MEM READ, which is also the default trigger condition. A window (or viewport) at the bottom of the screen lists the value for MEM READ. Remember that channels set to X (don't care) are masked, or not compared, during a memory comparison.

IUE, MAY 31, 1988	Run	Control	19 39	686	90
Update Menory : Trigger Position:	II] [1924]	Display:	[Disasse	mbly)	28
Look for Trigger:	LAfter	Pre-Trigger	Menory	Fu111	
Compare :	[Manua]	3			
Compare Memory 1	to Menor	y: [2]			

```
Compare Mem Locations: [89999] to [1747]
Use Channel Mask : [MEM_READ]
```

Display Data at least: [5] seconds

Sumbol	ADD	DAT	SIB	INT	CIL	
MEM_READ:	XXXX	XX	11	XX	XX	

6734-09

Figure 9. Run Control menu.

SETTING UP TO DISASSEMBLE CODE

Once you've set up the analyzer for disassembly, you can start to acquire and display data from your SUT. Your logic analyzer's operator manual tells how to display data in state and timing formats. This discussion shows you how to display disassembled 6800/6802 data, which you can do only when the PM407 is connected to the analyzer.

Regardless of how you set up timebases and channel groups, the PM407 will display disassembly data for your SUT.

Displaying in Hardware or Software Mode. With the PM407 attached, you can display disassembled data in hardware or software mode. In hardware display mode, the analyzer shows

all bus operations and displays every acquired cycle. In software display mode, the analyzer shows only instructions; reads and writes are suppressed so that the display looks like an assembly listing. You can toggle between display modes by pressing DON'T CARE. For a complete discussion of these modes refer to Using the Hardware or Software Display Mode later in this manual.

Disassembly Mnemonics. The PM407 lets you display acquired data in disassembly mnemonics. Disassembly mnemonics are assembly-language instructions that have been disassembled from a machine language program. For example, 6800/6802 disassembly mnemonics include RTS, PSH, PUL, NOP, JMP, and LDA. An actual disassembly line might read LDAA 6002, which means "load accumulator A with the data at address 6002". Figure 10 shows an example of disassembly mnemonics.

UE. M	A¥ 31.	198	8 Dis	asn: 1	lenory 1	1	9:34	6800)
00	Addr	Data	6888	Disas	sembly	Oper	ation	Stat	us
038	C448	48				MEM	READ	NOT	UMA
039	C449	88				MEM	READ		
2040	E431	39	RTS			OPC	FEICH		
041	F432	86				MEM	READ		
042	C449	99				MEM	READ	NOT	UMA
2043	C440	F4				MEN	READ		
2044	C448	36				HEN	READ		
2045	F436	85	*BITA			OPC	FETCH		
2046	F438	89				MEM	READ		
2047	E43C	27				MEH	READ		
0000	0000	99	, ,,			OPC	FETCH	HAL	I
0001	E432	86	LDAA	199		OPC	FETCH		
0002	6449	00				MEM	READ	NOT	UMA
0002	C444	F4	ANDB	3A.X		OPC	FETCH		
0003	CAAR	30				MEM	READ		
2000	FARA	85				MEM	READ		
0004	FASE	80				NEM	READ		
0007	TANC	27				MEM	READ		
0000	5430	-19-	ADCB-	-84BD		-OPC	FETCH-		
0000	City Constant	d an	in a constant			New York			Sector Sector
Func	: F	Scro	11: 🕶	Cur	501. 41	J	unp. E	THE A	
									0(.14

Figure 10. Disassembly mnemonics in hardware mode. In this hardware disassembly display, the curosr marks the current location in memory. The blank line separates the beginning and end of memory. The question marks indicate an invalid opcode. Figure 11 shows a software display that corresponds to this figure.

Such.

Displaying 6800 or 6802 Disassembly. You can set up your display for a 6800 or 6802 disassembly. Simply press C to switch from a 6800 disassembly display to a 6802 display. The name of the particular processor being displayed is located in the header line between Data and Disassembly.

Invalid Opcodes. The PM407 can display two different types of invalid opcodes. One occurs when the analyzer doesn't find a valid opcode. This type of invalid opcode is displayed with three question marks in the Disossembly column under the microproessor name. This usually occurs at the begining of memory as shown in Figure 10.

The other type of invalid opcode occurs when the opcode is not disassembled completely. In this case, the opcode is dimmed in the display and proceeded with an asterisk (*) as shown in Figure 10.

Mark Opcode Function. The 6800/6802 microprocessor doesn't indicate fetch cycles with control lines. However, the PM407 features a mark opcode function so you can determine which cycles are opcode fetches. This function disassembles again from a location you choose.

The mark-opcode function is most useful at the beginning of acquisition memory to get a correct disassembly started. Disassembly may not be correct if you started at the beginning or end of acquisition memory where instruction cycles may not all have been stored. If you suspect that the disassembly is incorrect, move the cursor bar to the location at which you want the second disassembly to begin. Then press 6. The PM407 changes the first possible location to an OPC FETCH operation and displays the new disassembled data from that point. This function only works in hardware mode.

Notes. The PM407 provides on-line help. Press the NOTES key while the Dissassembly menu is displayed on screen. There are five pages of notes available that discuss channel configuration, hardware and software modes, plus features that are specific to the PM407.

Searching for Events. Searching for events in the Disassembly menu works the same as searching for events in the State menu. Press 0 or 2 to cycle through the available conditions and the trigger event. Press 1 to execute the search.

When the analyzer finds the search event, it redraws the disassembly screen so that the cursor on the search event is in the middle of the screen. If you searched for an event that did not occur, the analyzer displays the message Not Found. The menu bars at the bottom of the screen lists the current search event. For more information about searching, refer to your logic analyzer's operator manual.

The analyzer can disp'ay and search for opcode fetches in software mode. However, since reads and writes (which are not opcode fetches) are suppressed in software mode, the analyzer cannot display or search for those instructions. If you're using software mode and you search for an event that is not an opcode fetch, the analyzer sets the cursor to the previous opcode fetch and displays the instruction where the previous valid search event occurred.

Using the Hardware Display Mode

For disassembly displays in hardware mode, the analyzer displays each sample rocation with address and data from the 6800/6802 bus cycle. Disassembled instructions are displayed at the beginning of each valid machine cycle. Figure 12, later in this discussion, shows a hardware disassembly display.

In the displays, the Loc column shows memory locations. The Address column shows the address, and the Data column displays data bus. When the PM407 recognizes the beginning of an instruction, the analyzer disassembles that instruction and displays it in the Disassembly column. The Disassembly column includes data listed under the name of the microprocessor as well as data listed under Disossembly.

The Operation column displays valid R/W cycles as MEM READ and MEM WRITE. Applicable bus operations are displayed in the order they occur; for example, an OPC FETCH and then a MEM READ.

The last column displays the status o_i control lines. In the Status column, the message with the highest priority is listed. For example, if a HALT and an IRQ occur at the same time, the HALT signal is listed in the display. Table 3 lists priorities.

Table 3 Active Control Line Priorities

Active Line	Description
HALT	Halt all activity on processor
NMI	Nonmaskable interrupt
ĪRQ	Interrupt request
NOT VMA	Not valid memory address
DBE or RE	Data bus (6800);
	RAM enable (6802)

Pressing DON'T CARE while in the hardware display mode toggles the disassembly screen to the software display mode.

Using the Software Display Mode

The software display mode is useful because it displays only instructions; memory reads and writes are suppressed. The display resembles an assembly or program listing because it shows only one opcode fetch per line and each line must be the start of an instruction sequence. Because of this, the locations displayed are not contiguous. Figure 11 shows a software disassembly display.

TUE, M	AY 31,	1988	Disasm:	Nenory 1	10:36	6899
Loc	Addr	Data	6888	Disasse	mbly 0	peration
1998	E42C	8117	CMPA	#17		
1992	E42E	2492	BCC	E432		
1996	E430	32	PULA		C	449=00
2008	E431	39	RTS		C	44A=E43A
2005	E43A	8589	BITA	#88		
2007	E43C	2759	BEQ	E437		
2011	E437	BDE426	JSR	E426	E	439=26
2828	E426	B66002	LDAA	6992	6	882=88
2024	E429	36	PSHA		(449=00
2028	E42A	847F	ANDA	#7F		
2030	E42C	8117	CMPA	#17		
2032	E42E	2492	BCC	E432		
2036	E438	32	PULA		(:449=08
2848	E431	39	RTS			:44A=E43A
2045	E43A	8589	*BITA	888		
8888	8999	88	???			
8891	E432	8699	LDAA	#89		and shares
0003	C44A	E43A	ANDI	3 3A,X		E43B=8027
-0008	-E43D	-F984BD	ADCI	384BD		E437=BD-
Func	: F	Scroll	Rate: 7,8	[28] No	de: X [Software]
1.						6734

Figure 11. Software disassembly display. Software mode suppresses memory reads and writes. This display corresponds to the hardware disassembly shown in Figure 10. Press DON'T CARE to toggle from software to hardware display mode.

The Data column displays bytes that make up the opcode and also displays any data fetches for the instruction. The Operation column lists the bus operations for the instruction sequence. For each instruction cycle, the analyzer uses the Operation column to tell you the memory address and I/O activity for that cycle. In this column, the address is displayed on the left of the equals sign; data is displayed on the right. Figure 11 shows address and data information.

Searching for Events. You can search for events in the software disassembly display the same as you search for events in the State table. However, because memory reads and writes are suppressed, if you search for an event that occurs on a memory read or write cycle, the analyzer searches instead for the previous opcode fetch displaying that instruction on the screen. To search for a memory read or write, press DON'T CARE to toggle to hardware mode, then select the search event, and then press 1 to search.

When you press DON'I CARE to switch back to software mode, the analyzer goes through memory to find the previous opcode fetch closest to the cursor position. When it finds the opcode fetch, the analyzer displays the disassembly in software mode; the cursor will be in the exact location on the screen as it was on the hardware disassembly. If it can't find an opcode fetch, the analyzer returns to hardware mode.

EXAMPLES

The next three examples show you how to acquire data for disassembly, how to display the data in hardware and software mode, and how to cross-trigger the disassembly probe from a different timebase (using an acquisition probe).

The first example uses the default setup for a simple acquisition. In the second example, you define specific conditions on which you want to trigger. The third example uses 48 channels to cross-trigger the 6800/6802 disassembly probe from the timebase used by an acquisition probe.

Example 1. A Simple Acquisition

This example uses the default 6800/6802 setup that was uploaded when you connected the analyzer to a SUT and initialized the analyzer.

This example shows you how to:

- acquire and disassemble data
- jump to a specific location
- search for a particular event
- toggle between display modes

Follow these steps to make a simple acquisition and begin manipulating data:

- 1. Make sure the analyzer is connected to your SUT and the analyzer is initialized with the default disassembly setup.
- Press START to acquire data. The Acquisition Process screen is displayed, telling you the status of the acquisition. When the acquisition is complete, the analyzer stops and displays the data in disassembly format since

that is the default data format. Figure 12 shows the hardware display mode for the disassembly data.

- Press DON'T CARE to toggle to software display mode. When you switch disassembly modes, the analyzer goes through memory to find the previous opcode fetch closest to the cursor. If it can't find an opcode fetch, it returns to hardware mode.
- 4. Press ENIER to tell the analyzer you want to enter a new location to be displayed, then enter 0000 to jump to the beginning of memory. As you finish entering the digits, the analyzer jumps to the selected memory address and displays the new information.
- 5. Press F until the search function is displayed at the bottom of the screen. Press 0 or 2 to cycle through available search functions and choose the trigger for the search event.
- 6. Press 1 to search for the trigger. Figures 12 shows the trigger event in hardware mode.

The scroll rate, jump, and search features for disassembly displays work the same as they do in the State table. For more information about these features, refer to your logic analyzer's operator manual.

-	AV 31	1988	Disa	sn: Neno	ry 1 10 37	6888
Loc	Addr	Data	6888	Disassen	ly Operation	Status
1014	F40/	D/			MEM READ	
1014	1420	80			NEN URITE	
1015	C44B	3A			NEN UDITE	
1016	C44A	E4			MEN DEAD	NOT UNA
1017	C449	88				NAT UNA
1918	E43A	85			MEN KEHD	NOT ANH
1019	E439	26			MEM READ	
1929	E426	B6	LDAA	6992	OPC FEICH	
1921	F427	68			MEN READ	
1022	TA28	82			MEM READ	
1000	(002	00			MEN READ	
1065	TA20	-26-	-DCHA-		-OPC FETCH	
- UKIL	LAGT	-30	1.000		MEN READ	
1823	EACH	04			MEN HRITE	
1026	C449	99			NEN READ	NOT UMA
1827	C448	48			ADC EFTCH	1
1921	3 E42A	84	ANDA	#/1	MEN DEAD	
1929	9 E42B	?F		and a second	ADC SETCI	•
193	B E420	81	CMPA	#17	UPL PEIC	•
183	1 E42E	17			MEM READ	
103	2 5425	24	BCC	E432	OPC FEIC	H
103	3 5421	82			MEM READ	
103		(Contractor)	Second Contractor		Do	Search: 1
Fun	c:F	Sear	ch for:	B, G LIFI	gger i vu	6734-1

Figure 12. Hardware disassembly display. The search event in this example is the trigger event, which occurred at memory location 1024 as specified in the Run Control menu.

Example 2: Trigger on a Subreutine

This example shows you how to acquire specific data. In this example, a subroutine is located at address 1000. Assume that the subroutine has been incorrectly exiting a loop. You want the subroutine to loop, and you need the logic analyzer to help you determine where the error occurs. You want to acquire the beginning and end of the subroutine to determine why it is not looping. You need to define two conditions: the beginning of the subroutine (address 1000), and the end of the subroutine (address 100B).

This example uses the default setup except for defined conditions and trigger statements. You wouldn't need to change the timebase, channel grouping, or run-control information from the default 32-channel setup for this example. You would follow these steps to trace a subroutine and trigger at its conclusion:

- 1. Add two new conditions: SUBBEG and SUBEND.
- Define SUBBEG to have a hexadecimal address of 1000 (the beginning of the subroutine) and SUBEND to have a

hexadecimal address of 100B (the end of the subroutine). Figure 13 shows the new condition words and also shows that the values for the data and control buses of both condition words are don't cares.

- 4. In the Trigger Spec menu, define two levels of if-then trigger statements as shown in Figure 13.
- Press START. The analyzer acquires the subroutine, triggering and filling memory when SUBEND occurs. Figures 14 and 15 show the hardware and software disassembly for this example.
- 6. At address 100B a data value of 39 occurs. This value is an RTS (return from subroutine) command.

TUE.	MAY 31,	1988	Trigger Si	ec		14:6	94		68	99	
Leve	1	Condition	Count	1	àc	tion)e s	; t	-
1	IF	ESUBBEG]*[0001]	THEN	I	NOP	1	å	(CONTI	(H)
2	1F	[SUBEND] #[0001]	THEN	ſ	TRIG	3	8	I	FILI	1
3											

	CONDITIONS
Symbol	ADD DAT SIB INT CIL hex hex bin bin bin
SUBBEG	: 1999 XX XX XX XX
SUBEND	: 199B XX XX XX XX
•••	Edit Sym} 1: ENTER Hindow Up : F Hindow Down: C
Menu M	ENAL Return: MENAL twice New: MENAL, then Hex Key

6734-13

Figure 13. Subroutine setup. The two new conditions define the beginning and end of the subroutine you're tracing. The two levels of trigger statements tell the analyzer to store everything between the beginning and end of the subroutine and to trigger on the end.

UE,	MAY 31,	1988	Dis	asn: Menory	1 14:93	6899
Loc	Addr	Data	6888	Disassembly	Operation	Status
1914	9991	FF			MEM READ	NOT UMA
1815	8999	FF			MEN READ	NOT UMA
1016	1896	26	BNE	1995	OPC FEICH	
1817	1897	FD			MEN READ	
1018	1998	58			MEN READ	NOT UMA
1019	1995	89			MEN READ	NOT UMA
1920	1 1 888	54	DECB		OPC FETCH	
1921	1999	26			MEN READ	
192	1999	26	BNE	1992	OPC FETCH	
192	1 1 9 9 4	F7			MEN READ	
-171	-199R	-39	ng ining a start of the start o	gen est methodos estatu en el el	MEM READ-	NOT UNA
192	5 1992	CF			MEM READ	NOT UMA
192	6 1992	CF	LDX	#D799	OPC FEICH	
102	7 1993	07			MEN READ	
102	1 1 9 9 4	89			MEM READ	
102	9 1995	99	DFY		OPC FEICH	
102	0 1006	26			MEM READ	
103	1 1700	FF			MEN READ	NOT UMA
103	2 0651	TT			MEN READ	NOT UMA
193	3 1996	26	BNE	1995	OPC FEICH	
105				Cupson'	Lunn' D	1150
1 un	C:1	SCROL	1: 14	CURSOR.	JUNPA EI	6734.1

Figure 14. Hardware display. The cursor marks the trigger which occurred at address 100B after the subroutine finished. The hardware display mode shows each memory read and write that occurred during the subroutine.

2. HAY 31, 1986 Disastic fields 1 1 1 1 0 0 0000000000000000000000000	-		1000	Dicach	Mamo BU 1	14 43 3 6889
DC Rddf Data BBB Offsetstatt Offsetstatt 904 1906 26FD BNE 1905 99 DEX 992 1906 26FD BNE 1905 99 DEX 992 1906 26FD BNE 1905 99 DEX 994 1905 09 DEX 99 DEX 994 1906 26FD BNE 1905 994 1906 26FD BNE 1905 994 1906 26FD BNE 1905 904 1906 26FD BNE 1905 912 1906 26FD BNE 1905 912 1906 26FD BNE 1902 922 1909 26F7 BNE 1902 913 1905 09 DEX 1905 923 1905 09 DEX 1905 1941 1906 26FD BNE	UE, R	HY 31,	1700	V15454.	Dicacco	while Operation
984 1006 26FD BNE 1005 988 1005 09 DEX 992 1006 26FD BNE 1005 996 1005 09 DEX 000 1006 26FD BNE 1005 001 1005 09 DEX 002 1005 09 DEX 003 1006 26FD BNE 1005 012 1005 09 DEX 000 016 1006 26FD BNE 1005 022 1009 26F7 BNE 1002 024 1009 26F7 BNE 1002 024 1009 26F7 BNE 1002 025 1009 0EX 1005 09 DEX 033 1006 26FD BNE 1005 09 DEX 0431 1005 69 DEX 1005 09 DEX 1043 1006 26FD BNE 1005 05 1005 05	LOC	Addr	para	0000	0154556	wig operation
988 1995 99 DEX 992 1996 26FD BNE 1995 996 1905 89 DEX 996 1905 69 DEX 908 1906 26FD BNE 1995 904 1905 69 DEX 908 1906 26FD BNE 1995 912 1905 09 DEX 90 916 1906 26FD BNE 1995 922 1909 26F7 BNE 1992 924 1909 26F7 BNE 1992 924 1909 26F7 BNE 1992 924 1909 26F7 BNE 1992 925 199 DEX 1995 199 933 1905 69 DEX 1995 1931 1905 69 DEX 1995 1941 1906 26FD BNE 1995 1933 1905 69 DEX 1995 1933 </td <td>9984</td> <td>1996</td> <td>26FD</td> <td>BNE</td> <td>1995</td> <td></td>	9984	1996	26FD	BNE	1995	
992 1006 26FD BNE 1005 996 1005 09 DEX 000 1006 26FD BNE 1005 004 1005 09 DEX 008 008 1006 26FD BNE 1005 012 1005 09 DEX 009 016 1006 26FD BNE 1005 020 1008 5A DECB 002 021 1009 26F7 BNE 1002 022 1009 26F7 BNE 1002 022 1009 26F7 BNE 1002 023 1005 09 DEX 009 033 1005 09 DEX 005 037 1005 09 DEX 005 045 1005 09 DEX 005 045 1005 09 DEX 005 1057 1006 26FD BNE 1005 1057 1006 26FD BNE	8988	1995	89	DEX		
996 1005 09 DEX 000 1005 26FD BNE 1005 001 1005 09 DEX 002 1005 09 DEX 012 1005 09 DEX 012 1005 09 DEX 013 1006 26FD BNE 1005 022 1009 26F7 BNE 1002 024 1009 26F7 BNE 1002 025 1002 26F7 BNE 1002 024 1005 09 DEX 09 025 1002 69 DEX 005 033 1006 26FD BNE 1005 037 1005 09 DEX 005 041 1006 26FD BNE 1005 1041 1006 26FD BNE 1005 1043 1006 26FD BNE 1005 1053 1005 09 DEX 006 1057 1006	8992	1896	26FD	BNE	1995	
000 1006 26FD BNE 1005 004 1005 09 DEX 008 1006 26FD BNE 1005 012 1005 09 DEX 016 1006 26FD BNE 1005 022 1008 5A DECB 022 026 1002 CED700 LDX #D700 023 1005 09 DEX 005 033 1006 26FD BNE 1005 033 1005 09 DEX 005 033 1005 09 DEX 005 033 1005 09 DEX 005 0341 1006 26FD BNE 1005 1041 1006 26FD BNE 1005 1043 1006 26FD BNE 1005 1043 1006 26FD BNE 1005 1053 1005 09 DEX 005 1057 1006 26FD BNE	2996	1895	89	DEX		
894 1905 09 DEX 998 1996 26FD BNE 1995 912 1995 09 DEX 916 1996 26FD BNE 1995 920 1998 5A DECB 922 1999 26F7 BNE 1992 926 1992 26F7 BNE 1992 926 1992 26F7 BNE 1992 926 1995 09 DEX 1995 927 1995 09 DEX 1995 1933 1996 26FD BNE 1995 1933 1995 09 DEX 1995 1941 1996 26FD BNE 1995 1943 1996 26FD BNE 1995 1933 1996 26FD BNE 1995 1933 1996 26FD BNE 1995 1957 1996 26FD BNE 1995 1957 1996 26FD BNE 1995	1000	1896	26FD	BNE	1995	
008 1006 26FD BNE 1005 012 1005 09 DEX 016 1006 26FD BNE 1005 020 1009 26FD BNE 1002 022 1009 -26F7 BNE 1002 023 1002 CED700 LDX #D700 0233 1006 26FD BNE 1005 0333 1006 26FD BNE 1005 037 1005 09 DEX 1005 0411 1006 26FD BNE 1005 1043 1005 09 DEX 1005 1049 1006 26FD BNE 1005 1053 1005 09 DEX 1005 1057 1006 26FD BNE 1005 1057 1006	1004	1995	89	DEX		
012 1005 09 DEX 016 1006 26FD BNE 1005 029 1009 5A DECB 022 022 1009 26F7 BNE 1002 024 1009 26F7 BNE 1002 025 1009 DEX 009 000 029 1005 09 DEX 005 033 1006 26FD BNE 1005 037 1005 09 DEX 005 037 1005 09 DEX 005 041 1006 26FD BNE 1005 1041 1006 26FD BNE 1005 1043 1006 26FD BNE 1005 1053 1005 09 DEX 005 1057 1006 26FD BNE 1005 1057 1006 26FD BNE 1005 Funct F Scroll Rate: 7,8 1201 Node: X 150ftmare: 6734-	1009	1006	26FD	BNE	1995	
11 1006 26FD BNE 1005 020 1008 5A DECB 022 1009 26F7 BNE 1002 026 1002 CED7000 LDX 0D7000 029 1005 09 DEX 0033 1006 26FD BNE 1005 033 1006 26FD BNE 1005 005 005 005 033 1005 09 DEX 0037 1005 005 005 037 1005 09 DEX 1005 005	1012	1005	09	DEX	and the second second	
1000 2010 DECB 020 1000 264 021 1000 2677 022 1000 2677 023 1002 ED700 1033 1005 09 1033 1005 267D 1033 1005 26FD 1033 1005 26FD 1037 1005 09 1041 1006 26FD 1043 1006 26FD 1057 2006 26FD 1057 1006 26FD <td>1016</td> <td>1005</td> <td>2450</td> <td>RNF</td> <td>1995</td> <td></td>	1016	1005	2450	RNF	1995	
922-1009-26F7 BNE 1992- 923-1092 CED700 LDX #D799 923 1995 09 DEX 933 1996 26FD BNE 1995 937 1995 09 DEX 1941 1996 26FD BNE 1995 1943 1996 26FD BNE 1995 1943 1996 26FD BNE 1995 1943 1996 26FD BNE 1995 1957 1996 26FD BNE 1995 Func: F Scroll Rate: 7,8 128J Mode: X [Software: 6734-	1010	1000	50	DECR		
222 1002 CED7000 LDX #D700 923 1005 09 DEX 1033 1006 26FD BNE 1005 1037 1005 09 DEX 1005 1037 1005 09 DEX 1005 1041 1006 26FD BNE 1005 1043 1005 09 DEX 1005 1049 1006 26FD BNE 1005 1053 1005 09 DEX 1005 1057 1006 26FD BNE 1005 1057 1006 26FD BNE 1005 1057 1096 26FD BNE 1005 1057 1096 26FD BNE 1005 Funct F Scroll Rate: 7,8 1201 Mode: X 100ftmare: 6734- 6734- 6734- 6734- 6734-	1022	1000	-2657			er og her sen en stat i den sen er en sen er state state i sen er en sen er sen er sen er sen er sen er sen er Er sen er sen
1002 CEDTOR 20x 1005 (023) 1005 09 DEX (033) 1005 26FD BNE 1005 (037) 1005 09 DEX 1005 (041) 1006 26FD BNE 1005 (044) 1006 26FD BNE 1005 (049) 1006 26FD BNE 1005 (053) 1005 09 DEX 1005 (057) 1006 26FD BNE 1005 (057) 1006 26FD BNE 1005 (057) 1006 26FD BNE 1005 Funct F Scroll Rate: 7,8 (20) Node: X (Software)	1026	1003	CEN200	INY	#D798	
1005 07 DLA 1033 1006 26FD BNE 1005 1037 1005 09 DEX 1005 1041 1006 26FD BNE 1005 1041 1006 26FD BNE 1005 1045 1005 09 DEX 1005 1045 1006 26FD BNE 1005 1053 1005 09 DEX 1005 1057 1006 26FD BNE 1005 1057 1006 26FD BNE 1005 Funct F Scroll Rate: 7,8 120 Mode: X Software	1020	1005	00	DEY		
1005 207D DRL 1000 1037 1005 09 DEX 1041 1006 26FD BNE 1005 1045 1005 09 DEX 1005 1045 1006 26FD BNE 1005 1045 1006 26FD BNE 1005 1053 1005 09 DEX 1005 1057 1006 26FD BNE 1005 Func: F Scroll Rate: 7,8 [20] Mode: X [Software: 6734-	1867	1000	2455	DNE	1995	
1037 1005 07 DEX 1041 1006 26FD BNE 1005 1045 1005 09 DEX 1049 1006 26FD BNE 1005 1053 1005 09 DEX 1057 1006 26FD BNE 1005 Func: F Scroll Rate: 7,8 [20] Node: X [Software] 6734-	1033	1002	2010	DIL	1000	
1006 26FD BAL 1005 1045 1005 09 DEX 1049 1006 26FD BNE 1005 1053 1005 09 DEX 1005 1053 1005 09 DEX 1005 1057 1006 26FD BNE 1005 Func: F Scroll Rate: 7,8 [20] Node: X [Software] 6734-	1037	1983	87	DNE	1995	
1945 1995 99 DEX 1949 1996 26FD BNE 1995 1953 1995 99 DEX 1957 1996 26FD BNE 1995 Func:F Scroll Rate: 7,8 [28] Node: X [Software] 6734-	1941	1440	2010	DIL	1992	
1049 1006 2610 BHE 1003 1053 1005 09 DEX 1057 1006 26FD BHE 1005 Func:F Scroll Rate: 7,8 [28] Mode: X [Software. 6734-	1845	1662	89	PLA	1005	
1053 1005 09 DEX 1057 1006 26FD BNE 1005 Func:F Scroll Rate: 7,8 [20] Mode: X [Software. 6734-	1949	1996	26FD	BUF	1993	
1957 1996 26FD BNE 1995 Func:F Scroll Rate: 7,8 [28] Node: X [Software. 6734-	1053	1995	89	DEX	1005	
Func:F Scroll Rate: 7,8 [28] Mode: X [Software. 6734	1857	1006	26FD	BNF	TAAD	
6734	Func	• 5	Scholl	Rate: 7.8	[28] No	de: X [Software]
	1 une	e e				6734-

Figure 15. Software display. You can enter software mode by pressing DON'I CARE. You can see the subroutine sequence in a more compact form in software mode since only one instruction is displayed for each bus operation.

Example 3: Cross-Triggering

If you're using a 1225 or 1230 Logic Analzyer, you can acquire data on 16-channel acquisition probes at the same time you use the PM407. You can also set the PM407 to trigger off the acquisition probe, or vice versa. This example shows you how to set up the PM407 to trigger off the acquisition probe.

Configuration. This example uses a 1225/1230 with 48 channels. The PM407 is still plugged into probe slots A and B. The 16-channel acquisition probe (P6443 or P6444) is plugged into probe slot C.

What This Example Shows. This example first shows how to set up an acquisition probe to trigger on a condition, then shows how to set up the disassembly probe to automatically cross-trigger and show the acquired information in disassembly display.

In this example, you would want to know what will happen to your code if a particular I/O port receives a write signal from an external device. You would trigger the acquisition probe on a write from an external device to the I/O port. The analyzer then automatically cross-triggers the disassembly probe so that you could display the disassembly data for that acquisition.

Figures 16 through 19 show the setup menus for this example. The menus show how to set up the 1225/1230 with the following values:

- Probes A and B are in T1; probe C is in T2.
- Channel group GPE is renamed to EXT and contains all 16 channels from probe C.
- The trigger condition EXT I/O is defined for the external write to the I/O port.
- The trigger timebase is T2 (the acquisition probe) so that the 1225/1230 recognizes the trigger condition EXT I/O and automatically cross-triggers the disassembly probe when EXT I/O occurs.

The Steps for Cross-Triggering. You would follow these steps to cross-trigger the 6800/6802 probe off the acquisition probe and search for the trigger event in the resulting disassembly display:

- In the Timebase menu, link probes A and B in timebase T1 (separately from probe C, which should be in T2). The default setup automatically does this at power-up. Refer to Figure 16.
- 2. In the Channel Grouping menu, scroll to channel group GPF and change the channel group name to EXT. Insert all 16 data channels from probe C to the channel group. Refer to Figure 17.
- 3. In the Conditions menu, define a condition EXT I/O to the value of the WRITE signal; in this case, D4F0. Figure 17 shows the Trigger Spec menu and the value of the trigger condition EXT I/O.
- In the Trigger Spec menu, set the trigger condition to EXT I/O. Figure 18 shows the Trigger Spec menu. In the 1225 the trigger action is START.
- Look at the menu bar at the bottom of the Trigger Spec menu, and press D to toggle the trigger timebase to T2. Refer to Figure 18.
- In the Run Control menu, make sure the 1225/1230 looks for the trigger EXT I/O after the pretrigger memory is full. The default data display format should still be set to Disassembly. Refer to Figure 19.
- Press SIARI. The 1225/1230 acquires data in both timebases, fills memory, and stops. The disassembly screen is displayed. Figure 20 shows a sample disassembly display.
- 8. Press 0 or 2 to cycle through available search events and select Trigger, then press 1 to locate the trigger. Figure 20 shows the trigger event in a hardware disassembly display.

Since you used two timebases to make the acquisition, you can call up state and timing displays for the acquired data from both timebases. Once you are in the State menu, press E and make sure the radix for the EXT group is set to HEX. Press 9 to toggle to each display to see what happened in T2 on the acquisition probe and T1 on the disassembly probe.





UE, MAY	31, 1	988	Ch	annel Grouping	-15	86	6899
Group	Radix	Pol	TB	Channel Defini	lions	•	
SIB	BIN	٠	TI	AA 99 19			
INT	BIN	٠	T1	AA 99 32			
CTL	BIN	٠	11	AA 00 54			
EXI	HEX	٠	12	CCCCCCCCCCCCCC 111111000000000 54321098765432	CC 99 19		
Probe	And a second second			INUSED CHANNELS			
A		den de la		07 96		alia di se	
C B	ay asan kabila Garay ng saring		saran Saranga kar		ann a thailte Scalaighte	1943 (11 203722)	
Cursor	: A V ()	Ed	lit	name:ENTER	Defau	ıl t	Groups:
TO THE REAL PROPERTY.	an a	No. 19		(provident and starting the party of the party			673

Figure 17. Channel Grouping for cross-trigger. The channel group shows that the sixth channel group is renamed to EXT and contains all 16 channels for the acquisition probe (timebase T2).

UE.	MAY	31, 19	988	I	rigg	er S	pec		15 2	4	×	68	89	
Leve	e 1	Co	nditi	on	Coun	t		Ac	tion -	12245)e 9	; t	
1	IF	·	I EXT	1/0	D×(8	991]	THEN	1 (TRIG]	8	l	FILL	
2														
3														
4														
5														
CON	DITIC	N:	DAT	STB	INT	CIL	EXI							
Sym EXT	bol 1/0	hex :XXXX	hex XX	bir XX	bin XX	bin XX	hex D4F8	life in	ور ورور ا		Setter			

Figure 18. Conditions and Trigger Spec for cross-trigger. The trigger condition EXT I/O is defined as the value of the external WRITE signal to the I/O port. The menu bar at the bottom of the Trigger Spec screen shows that the trigger timebase is T2.

E, MAY 31, Ipdate Memo Irigger Pos	1988 Try Sition	:	Aun Co 4] er Pr	Displ Oispl 0 e-Tri	lay:	15:2 [Disas: 	sembly] y Full]	2 K
.008 105 11		· [Nan						
Lonpare		to Me	moru:	[2]				
Conpare Me	n Loc	ations	[99]	30] t	0 [1	747]		
Compare Me Use Channe Display Da	n Loc 1 Mas 1 ta at	ations k least	[99] [ME] [5]	00] t M_REA Seco	io [1 iD] inds	?4?]		
Compare Me Use Channe Display Da	n Loc 1 Mas 1 ta at ADD	ations k least DAT ST	[99] [ME] [5] B INT	00) t M_REA Seco CTL	o [1 iD] onds EXT	747]		ilan, a
Compare Me Use Channe Display Da Symbol	ADD hex	ations k least DAT ST he× bi	: [99(: [ME] : [5] B INT n bin XX	CIL bin XX	io [1 iD] onds EXT he× XXXX	747]		
Compare Me Use Channe Display Da Symbol MEM_READ:	ADD hex XXXX	ations: k least DAI SI he× bi XX 11	E 1990 (ME) (15) (5) (5) (5) (5) (5) (5) (5) (5) (5) (A_REA seco CTL bin XX	io [1 iD] onds EXT he× XXX	747] {		

Figure 19. Run Control for cross-trigger. The 1225/1230 looks for the trigger after the pretrigger memory is full. When the pretrigger memory is full and contion EXT I/O is found, the analyzer c.oss-triggers the disassembly probe (A and B) and fills the rest of memory, and displays the acquired data in disassembly format.

IIF.	MAY	31.	1988	Dis	asn: Nenory	1 15 26	6888
Loc	4	ddr	Data	6888	Disassembly	Operation	Status
		104	DE			NEN READ	
1814		CAAD	20			MEN HRITE	
191:) (.995	JH			MEN HRITE	
101	6 (C448	14			NEN READ	NOT UMA
181	7 (C449	86			NEN READ	NOT UMA
101	B 1	E43A	85			NEW DEAD	
101	9 1	E439	26			ADC TTTCH	
192		E426	B6	LDAA	6992	UPC PEICH	
192	1	E427	69			MEN DEAD	
182	2	E428	82			MER REND	
192	3	6882	89			MEN READ	tor an anna an a
	-	5429	-36-	-PSHA-		-OPC FEICH-	
102	2	EA20	84			MEM READ	
100	5	CAAG	00			MEM WRITE	aller attent
100	0	C447	40			MEM READ	NOT UMA
100		1990	40	ANDA	#75	OPC FETCH	
187	28	EACH	89	HILDH		MEM READ	
102	29	E42E	1 11		#17	OPC FETCH	
10	30	E420	: 81	CMPA	#1 (NEN DEAD	
10	31	E421) 17		- 1 (1) (1) (1) (1) (1) (1) (1) (1) (1) (ADC EETCH	
18	32	E421	E 24	BCC	E432	UPC PEICH	
18	33	E421	F 82			REA KEND	
1000	in state	() sectors	a harada		Curson	Junp: E	NTER
Fu	nc:	2	Scro		cursor.		6734 3

Figure 20. Hardware disassembly display. The cursor marks the location of the event on T1 when T2's trigger event EXT I/O occurred.