

1220/1225/1230 LOGIC ANALYZER

PM403 6502, 65C02, 65C802 Microprocessor Probe

Operator's Manual

The PM403 has a software version number of 2.52. For use with the PM403, the 1220 and 1225 Logic Analyzers require software versions of 2.5 or above; the 1230 Logic Analyzer requires a software version of 3.03 or above.

Please check for change information at the back of this manual

070-6594-01 PRODUCT GROUP 43 FIRST PRINTING MAY 1988

PM403 65XX DISASSEMBLY

Copyright © 1988, Tektronix, Inc. All rights reserved. Contents of this publication may not be reproduced in any form without the written permission of Tektronix, Inc.

Products of Tektronix, Inc. and its subsidiaries are covered by U.S. and foreign patents and/or pending patents.

TEKTRONIX, TEK, SCOPE-MOBILE, and are registered trademarks of Tektronix, Inc. TELEQUIPMENT is a registered trademark of Tektronix U.K. Limited.

Printed in the U.S.A. Specification and price change privileges are reserved.

Tektronix, Inc. Walker Road Industrial Park P.O. Box 4600 Beaverton, Or. 97076

PM403 65XX DISASSEMBLY

i

TABLE OF CONTENTS

OVERVIEW	1
ANALYZER CONFIGURATION	2
CONNECTING AND POWERING UP	2
Loading Disassembly Setups	7
Using Probes	7
Using the Menus and Cursor	8
Online Help	8
SETTING UP TO ACQUIRE DATA	8
Timebase	9
Probe Links	9
Clocking	10
Glitch Capture	10
Channel Grouping.	10
Trigger Conditions	10
Trigger Specification	12
Run Control	13
SETTING UP TO DISASSEMBLE CODE	14
Disassembly Mnemonics	14
Displaying in Hardware or Software Mode	15
Error Conditions	15
Searching for Events	16
Change Processor	16
Using the Hardware Display Mode	17
Using the Soliware Display Mode	18
Searching for Events	19
	19
	22
Example 2: Trigger on a Subroutine	25
Example 3: Cross mggening	25
What This Example Shows	25
What this Example onone to the test of the	
The Steps for Cross-Triggering	26

List of Figures

F	igure	1.	Analyzer configuration with PM403 probe	2
F	igure	2.	Connecting the DIP clip and SUT	3
F	igure	3.	6502 pinout	5
F	igure	4.	Initialization menu	6
F	igure	5.	Main menu	7
F	igure	6.	Timebase menu	9
F	igure	7.	Channel Grouping menu 1	1
F	igure	8.	Conditions and Trigger Spec menus 1	2
F	igure	9.	Run Control menu	3
F	igure	10.	Disassembly mnemonics in hardware mode 1	4
F	igure	11.	Microprocessor error condition displayed in hardwar	re
			mode	5
F	igure	12.	Software disassembly display 1	8
F	igure	13.	Hardware disassembly display 2	21
F	igure	14.	Corresponding software dissassembly 2	21
F	igure	15.	Subroutine setup	23
F	igure	16.	Run Control menu	24
F	igure	17.	Hardware display with JSR condition 2	24
F	igure	18.	Software display with JSR condition 2	25
F	igure	19.	Timebase for cross-trigger 2	28
F	igure	20.	Channel Grouping for cross-trigger 2	29
F	igure	21.	Conditions and Trigger Spec for cross-trigger 3	30
F	igure	22.	Run Control for cross-trigger 3	31
F	igure	23.	Hardware disassembly display 3	32

List of Tables

Table 1.	65x Signals and Analyzer Channels
Table 2.	65x Cycle Types and Analyzer Conditions 11
Table 3.	Active Interrupt Priorities

ii

OVERVIEW

The PM403 6502/65C02/65C802 Microprocessor Probe Personality Module consists of a disassembly probe (with ribbon cables) and this user's manual. This manual shows you how to connect and use the PM403 disassembly probe with the 1220/1225/1230 Logic Analyzers. This manual does not teach you how to use analyzer keypads or menus. For information on using the logic analyzer refer to your logic analyzer operator's manual. For more information about the 6502/65C02/65C802 microprocessor, refer to your microprocessor data book.

The PM403 Version 2.52 firmware works with 1220/1225 Logic Analyzers having software version numbers 2.5 or higher and 1230 Logic Analyzers with software version numbers 3.03 or higher. If you're using a 1220/1225 version 2.5 or higher or a 1230 version 3.03 or higher, you must use the version 2.52 PM403. You can see what version of analyzer system software you are using by reading the opening menu when you turn the unit on.

The PM403 gives you an interface between the 1220/1225/1230 Logic Analyzer and 6502/65C02/65C802based systems under test (SUT). Along with regular analyzer features, the PM403 interface lets you sample data synchronously using the SUTclock, and display disassembly data in hardware and software formats.

Conventions. This manual uses these conventions:

- The term analyzer refers to the 1220, 1225, and 1230 Logic Analyzers unless otherwise specified.
- The term 65x refers to the 6502, 65C02, and 65C802 8bit microprocessors.
- The term SUT refers to the 65x system under test.
- Active low signals are identified by a bar over the signal name, for example, MMI.

ANALYZER CONFIGURATION

You must have at least 32 channels in the 1220/1225/1230 to use the PM403. This is because the probe uses 32 channels to acquire synchronous data from the 65x-based SUT. You must also use a version 2.52 PM403 if you're using a 1220/1225 version 2.5 or higher or a 1230 version 3.03 or higher. Figure 1 shows the analyzer and expansion card configuration.

CONNECTING AND POWERING UP

The PM403 has two probe cables that connect to the analyzer. Follow these steps to connect the PM403to the analyzer. Figures 1 and 2 show how the analyzer connects to your SUT.



Figure 1. Analyzer configuration with PM403 probe. Note that the bottom cable plugs into probe slot A and the top cable plugs into probe slot B.

2

To connect the PM403 to your SUT, follow these steps:

1. Make sure that the power to the analyzer and SUT is off.



Do not connect the PM403 to the analyzer unless power to analyzer is off. Do not connect the PM403 disassembly probe to the SUT unless power to the SUT is off. If you connect the disassembly probe to the SUT when power to the SUT is on and power to the analyzer is off, too much power can flow through the probe's inputs and damage the probe.

- 2. With the PM403 label side up, connect the bottom cable from the probe to input A on the front of the analyzer.
- 3. Connect the top cable from the probe to input B on the front of the analyzer.





4. Connect the PM403 probe clip to the SUT as shown in Figure 2 (power to the SUT should be off). The brown lead labeled PIN 1 on the PM403 goes to pin 1 on the 65x microprocessor. Figure 3 shows the 65x pinout, and Table 1 lists analyzer-to-65x signal line connections. Figure 3 and Table 1 are shown after this procedure.

- 5. Turn on the analyzer which also supplies power to the probe. The analyzer screen now displays the Initialization menu (Figure 4, shown after this procedure).
- 6. Press ENTER to upload the PM403 disassembly setup into the analyzer. Pressing ENTER overwrites the existing setup and changes probe links, channel groups, and defined conditions for 65x disassembly. If you press MENU, the PM403 setup is not uploaded and the analyzer's current setup is saved.
- 7. Turn on power to the SUT.

At this point the analyzer displays the Main menu (Figure 5), which lists setup, data, and utility menus. Since the default disassembly setup defines the setup parameters for you (probe links, sampling rate and format, conditions, and so on), you can press START at any time to acquire data from your SUT. Example 1, later in this manual, shows a data acquisition with the default setup.

Signal	65	02	Signal	
Name	Pin Nւ	Imbers	Name	
Vss	1	40	RES	
RDY	2	39	OUT	
OUT	3	38	S0	
IRQ	4	37	IN	
NC	5	36	NC	
NMI	6	35	NC	
SYNC	7	34	R/W	
Vcc	8	33	D0	
A0	9	32	D1	
A1	10	31	D2	
A2	11	30	D3	
A3	12	29	D4	
A4	13	28	D5	
A5	14	27	D6	
A6	15	26	D7	
A7	16	25	A15	
A8	17	24	A14	
A9	18	23	A13	
A10	19	22	A12	
A11	20	21	Vss	
			6	594-03

Figure 3. 6502 pinout.

65x Signals	122x/1230 Channels	Channel Groups	Description
A15-A00	B15-B00	ADD	Address bus
D07-D00	A15-A08	DAT	Data bus
SYNC R/W	A01 A00	STB	Strobes
NMI IRQ RESET	A03 A02 A05	INT	Interrupts

Table 165x Signals and Analyzer Channels

TUE, NAY 18, 1988

12:32 -DEFAULT

Tektronix 1230/64 Channel Logic Analyzer, V3.03 (C) Tektronix, Inc. 1987, 1988 All rights reserved.

Use the NOIES key whenever information is needed, or consult the Operator's Manual.

X represents DON'I CARE condition.

OX to load setup from Personality Module? (Overwrites current setup and System Linkst) Press ENTER to confirm, MENU to abort

Press ENTER to confirm, MENU to abort.

6594-04

Figure 4. Initialization menu. When you turn the analyzer on with the PM403 plugged in, the Intialization menu includes a message telling you that you can now upload the disassembly setup by pressing ENTER.

TUE, MAY 10, 1988

Tektronix 1230/64 Channel Logic Analyzer, V3.03 (C) Tektronix, Inc. 1987, 1988 All rights reserved.

SETUP	DATA	UTILITY
B Timebase 1 Channel Groups	6 Men Select 7 State	B Storage C Sys Settings
2 Trigger Spec	8 Disassembly	D Printer Port
3 Conditions	9 Timing	
4 KUN CONTROL		
Salact Scween' Hay	Key on Arab for	cursor, then ENTE
Serect Streen. ne		6594

Figure 5. Main menu. The Main menu always shows disassembly as a menu selection. However, you can display acquired data in disassembly format only when the PM403 is plugged in. As long as the channel groups are in the default definitions and the acquisition memory is valid, you can display valid disassembly data.

Loading Disassembly Setups. You don't have to upload the disassembly setup when you see the Initialization menu. However, if you don't, you must enter the disassembly setup manually or reset the analyzer so that the PM403 can upload the disassembly setup for you. You can reset the analyzer by pressing NOTES and ENTER firmly at the same time.

Using Probes

The PM403 must always be plugged into slots A and B on the analyzer front panel. If you have a 1220/12255 Logic Analyzer, you can use slot C for an acquisition probe. If you have a 1230 Logic Analyzer, you can use slots C and D for acquisition probes.

You may use an acquisition probe as well as the disassembly probe. The acquisition and disassembly probes may be used together or separately without unplugging either. You can always run the trigger specification on either timebase.

The probe cable in slot A must always be connected to the clock in your SUT. If the probe in slot A is not connected to your SUT clock, the analyzer won't trigger when you press START. If you're using more than one probe and the probes are linked synchronously, each probe must be connected to the same clock point in your SUT.

Using the Menus and Cursor

The PM403 is controlled by selections you make in the analyzer's menus. You can always call up the Main menu by pressing MENU.

You don't have to specify the 65x when you select disassembly information from the Main menu. The analyzer looks at the probe inputs to find out that the PM403 is connected. For more information about using the menus and cursor, refer to your logic analyzer operator's manual.

Online Help

At the bottom of the disassembly screen, a one-line help message tells you which keys to press for disassembly functions. If you need more help, press NOTES while the disassembly screen is displayed. The analyzer then displays five pages of in-depth information about 65x disassembly, including the disassembler's software version number, which appears on the first page of disassembly notes. You can press MENU at any time to exit the notes and return to the previous display.

SETTING UP TO ACQUIRE DATA

This discussion shows you how the PM403 sets up the analyzer for 65x disassembly. The setups shown here are for an analyzer with 32 channels. Example 1, later in this manual, shows a data acquisition using this 32-channel default setup.

A setup is a set of parameters that describes the current analyzer configuration for data acquisition and storage. For example, the setup includes information about probe links, acquisition rates, glitch capture, threshold voltage, and 65x trigger conditions. You may use the setup as it is uploaded from the PM403, or you may change any part of the configuration. While the discussion in this section is about the default PM403 setup, you are free to change any part of the analyzer configuration manually.

Timebase

The acquisition timebase, probe links, glitch capture, and threshold voltage for 65x disassembly are shown in Figure 6. If you're using a 1230, the PM403 uses the synchronous clock rate of your SUT. If you're using a 1220 or 1225, the PM403 is set up for synchronous acquisition at 100 ns or slower.





Figure 6. Timebase menu. Probes A and B must be linked synchronously for correct disassembly.

Probe Links. The PM403 is a 32-channel disassembly probe which uses probe slots A and B. For 65x disassembly, probes A and B are linked together synchronously in timebase T1 so that all disassembly is done with the same acquisition format and rate. If you're also using one or more acquisition probes in addition to the PM403, the acquisition probes are linked asynchronously in T2.

Clocking. The default disassembly clock format is synchronous so that you use the clock rate in your SUT as the data sampling rate. The PM403 automatically qualifies your SUT clock with software internal to the probe. There are no external clock qualifiers for the 65x disassembly probe.

For the 1230, the clock rate is set by your SUT. For the 1220/1225, the clock rate is set to ≤ 100 ns by default. For 65x disassembly, you must use a clock rate of ≥ 100 ns if you're using a 1220/1225.

Glitch Capture. The PM403 does not acquire glitches. When you turn glitch capture on, the upper eight channels are deleted from each channel group. Because the PM403 is a 32channel probe, if you turned glitch capture on for disassembly, the analyzer would not be able to complete a legal acquisition.

Channel Grouping

The PM403 sets up the analyzer's channel groups as shown in Figure 7. The Channel Grouping menu shows how the channel groups are named; for example, ADD for the address bus. The control lines are separated into two channel groups: strobe lines and interrupt lines. Channels that are assigned to the asynchronous timebase (T2) are in the unused list. If you want to use those channels, you must manually add them to a group. The screen is large enough to see only four groups. To see more groups, scroll up or down the screen.

HED, NO	Y 18, 1	988	Ch	annel_Grouping	19:48	65X_PROB
Group	Radix	Pol	IB	Channel Defin	nitions	
ADD	HEX	•	TI	BB9BBBBBBBBBB 1111119999999 543219987654	BBBB BBBB 3218	
DAT	HEX	٠	T 1	AAAAAAAA 11111100 54321098		
STB	BIN	٠	T 1	AA 99 19		
INI	BIN	•	TI	AAA 998 532		
Probe				INUSED CHANNEL	S	
A				97 96	94	
B	an an de la section	(P)dadab				
C	15 14 13	3 12 .	11 1	8 89 88 87 86	NO NA NO	W2 W1 WW
Curso	p: 40	દત	it r	name : ENTER	Default	Groups:F
						6594-07

Figure 7. Channel Grouping menu. The screen size allows for viewing of only four channel groups. To see more channel groups, scroll up or down the screen.

Trigger Conditions

The Conditions menu lets you define data conditions which the analyzer can recognize and trigger on. When you upload the 65x setup, the 65x input signals are already grouped for you to correspond to the analyzer channels as listed earlier in Table 1. The conditions listed in Table 2 show the logic states corresponding to 65x operations.

Signal Line	ADD hex	DAT hex	STB bin	INT bin
OPC FET	XXXX	xx	11	XXX
MEM READ	XXXX	XX	01	XXX
MEM WRIT	XXXX	XX	00	XXX
RESET	XXXX	XX	XX	OXX
NMI	XXXX	XX	XX	XOX
IBO	XXXX	XX	XX	XXO

Table 2 65x Cycle Types and Analyzer Conditions

All signals are sampled synchronously with a 65x machine cycle, except for $\overline{\text{NMI}}$ (nonmaskable interrupt). $\overline{\text{NMI}}$ is displayed only at the negative edge for one cycle.

Figure 8 shows the Conditions and Trigger Spec menus. The trigger statement shown in the figure is for a 1230. If you're using a 1220/1225, the default trigger action is START instead of TRIG.

					CONDITION	15	
Symbol		ADD	DAT	STB	INT		
OPC_FET	:	XXXXX	XX	11	XXX		
NEN_REAT	D:	XXXXX	xx	01	XXX		
NEN_HRI1	:1	XXXXX	XX		XXXX		
RESET	:	XXXXX	XX	xx	8XX8		
NINT	:	XXXXX	XX	XX	XBX		
I RQ	:	XXXXX	XX	XX	XXO		

Figure 8. Conditions and Trigger Spec menus. The default condition window is large enough to show the six defined conditions. Table 2 lists all signals/conditions defined for the PM403. The default trigger statement is an "if then" statement with the first condition, OPC FET, as the trigger condition. For the 1230, the trigger action is TRIG. For the 1220/1225, the trigger action is START.

Trigger Specification

The default trigger statement is an "if then" statement. At initialization, the analyzer is set to trigger and fill memory when the condition OPC FET occurs. Figure 8 shows the Trigger Spec menu along with the Conditions menu.

Run Control

When you load the 65x setup, the Run Control menu is set up as shown in Figure 9. The default display for acquired data is a disassembly display. The trigger position is set at memory location 1024, and the analyzer looks for the trigger after the pretrigger memory is full.

The Run Control menu also sets the memory-compare mode to Manual and tells you that the default channel mask for comparing memories is OPC FET, which is also the default trigger condition. A window (or viewport) at the bottom of the screen lists the value for OPC FET. Remember that channels set to X (don't care) are masked, or not compared, during a memory comparison.

UE, MAY 10, 1988	Run C	ontrol	12:37	65X_PROB
Update Newory :		Display:	Disassen	bly]
Trigger Position:	[1924]	•	t	2X
Look for Trigger:	lafter Pr	e-Trigger	Newory F	u]]]
Compare :	[Manual]			
Compare Memory 1	to Henory:	[2]		
Compare New Locati Use Channel Mask	ions: [996 : [0P6	10] to [17 [_FET]	92]	
Display Data at lo	east: [9]	seconds		
ADD DA	I STB INT			
Symbol hex he	x bin bin			
OPC_FET : XXXX XX	11 XXX	~		
Cursor: Avab	Select: 8	, 2		
				6594-09

Figure 9. Run Control menu. The defaults in this menu include the display format set to disassembly and the trigger position set to 1024.

SETTING UP TO DISASSEMBLE CODE

Once you've set up the analyzer for disassembly, you can start to acquire and display data from your SUT. Your logic analyzer operator's manual tells how to display data in state and timing formats. This discussion shows you how to display disassembled 65x data, which you can do only when the PM403 is connected to the analyzer.

As long as the acquisition memory is valid and the channel groups are set to the default 65x setup definitions, the disassembly display is also valid. Channel grouping is only used for the timing and state displays.

Disassembly Mnemonics. The PM403 lets you display acquired data in disassembly mnemonics. Disassembly mnemonics are assembly-language instructions that have been disassembled from a machine language program. For example, 65x disassembly mnemonics include JMP, CMP, NOP, and DEC instructions. An actual disassembly line might read STA A1, which means "store the accumulator in memory location A1." Figure 10 shows an example of disassembly mnemonics.

TUE, N	AY 18, 1	988 Dis	asm Hemor	1 12:41	65X_PROB
Loc	Addr Da	ata 65082	Disassembl	y Operation	Status
8838	DOAD AT)		NEN READ	
9939	D9A6 AI	D LDA	3F14	OPC FETCH	
9949	D9A7 14	1		NEN READ	
9941	D9A8 31	F		NEN READ	
0042	3F14 B	Lange States		NEN READ	
8943	D9A9 2	AND	849	OPC FETCH	
0044	D9AA 4			NEN READ	
9945	DOAB F	P BEQ	D9A6	OPC FETCH	
0046	DOAC F	9		NEN READ	
9947	D9AD A	D		MEN READ	
-0048-	-D986-A	D-LDA-	-3F14	-OPC FETCH-	
8949	D987 1	1		MEN READ	
9959	D9A8 3	F		NEN READ	
9951	3F14 B	1		NEN READ	
9952	D989 2	9 AND	#49	OPC FETCH	
9953	DSAA 4	8		MEN READ	
9954	D9AB F	BEQ	D9A6	OPC FETCH	
9955	D9AC F	9		MEN READ	
9956	D9AD A	D		MEN READ	
9957	D986 A	d LDA	3F14	OPC FETCH	
Func	F Sc	roll Rate	7,8 [20]	Mode: X [Ha	ardware]
Sector prestore	and the second second	average and the	A Section of the section of the section of the		6594-10

Figure 10. Disassembly innemonics in hardware mode. All bus operations and acquired cycles are displayed. A software display that corresponds to this figure is shown later in Figure 12, later in this manual.

14

Displaying in Hardware or Software Mode. With the PM403 attached, you can display disassembled data in hardware or software mode. In hardware display mode, the analyzer shows all bus operations and displays every acquired cycle. In software display mode, the analyzer shows only instructions; reads and writes are suppressed so that the display looks like an assembly listing. You can toggle between display modes by pressing DONT CARE.

Error Conditions. The analyzer will display ?SYNC WR? when both the SYNC and the WRITE lines are high. Figure 11 shows this microprocessor error condition in disassembly information. Since software mode only displays valid opcodes, error conditions are not displayed in software mode.

HED,	MAY 11	, 198	8 DISASMI	Memory 1	18 43 5	65X PROB
Loc	ûddr	Data	65C82 Disas	sembly 0	peration	Status
-1176	-0002	-00			EN READ-	-RST
1177	9999	99	BRK	0	PC FETCH	RST
1178	999B	99	BRK	Ő	PC FETCH	PCT
1179	8991	89	BRK	0	PC FETCH	RST
1189	8983	99	BRK	0	PC FETCH	RST
1181	0009	88	BRK	0	PC FFTCH	PCT
1182	OOOB	89			IN WRITE	RET
1183	9993	88	BRK	0	PC FETCH	RST
1184	9994	80		NO.	N READ	RST
1185	8889	88	BRX	01	PC FETCH	RST
1186	OOOB	88		2	SYNC MR?	RST
1187	9990	88		in in	DI MRITE	RST
1188	9995	88	BRX	01	PC FETCH	RST
1189	8889	88	BRX	01	PC FETCH	RST
1199	OOOB	88		i.	DI MRITE	RST
1191	999D	88	BRX	0]	PC FETCH	RST
1192	8886	99		Ň	IN READ	RST
1193	8889	88	BRX	01	PC FETCH	RST
1194	COOB	99	BRX	01	PC FETCH	RST
1195	999D	88		Ň	IN HRITE	RST
Func	F	Scrol	l Rate: 7,8 [18] Mod	le: X [Ha	rdware]
					Contraction of the	6594.11

Figure 11. Microprocessor error condition displayed in hardware mode. A microprocessor error is shown as ?SYNC WR? in location 1186. Since software mode only displays opcodes, error conditions are not displayed in software mode.

Searching for Events. Searching for events in the Disassembly menu works the same as searching for events in the State Table. Press 0 or 2 to cycle through the available conditions (including the beginning and end of acquisition and the trigger event). Press 1 to perform the search.

When the analyzer finds the search event, it redisplays the disassembly screen so that the cursor is positioned in the middle of the screen indicating the search event. If you searched for an event that did not occur, the analyzer displays the message Not Found. One of the menu bars at the bottom of the screen lists the current search event. For more information about searching, refer to your logic analyzer operator's manual.

The analyzer can display and search for opcode fetches in software mode. However, since reads and writes (which are not opcode fetches) are suppressed in software mode, the analyzer cannot display those instructions if you try to search for them. If you're using software mode and search for an event that is not an opcode fetch, the analyzer sets the cursor to the previous opcode fetch and displays the instruction where the previous valid search event occurred.

Change Processor. Because some opcodes work differently on a 65C802 than on a 65C02, press C to toggle between the two processors. The 6502 will be correctly disassembled using either choices. Refer to your processor data sheets for more information about the specific processor you're using.

Using the Hardware Display Mode

For disassembly displays in hardware mode, the analyzer displays each sample location with address and data from the 65x bus cycle. Disassembled instructions are displayed at the beginning of each valid machine cycle. Figure 10, earlier in this discussion, shows a hardware disassembly display.

In the displays, the Loc column shows memory locations. The Addr column shows the address, while the Data column displays acquired data. When the PM403 recognizes the beginning of an instruction, the analyzer disassembles that instruction and displays it in the middle column.

The Operation column displays the decoded cycle types OPC FETCH, MEM READ, and MEM WRITE. Applicable bus operations are displayed in the order they occur; for example, an OPC READ and then a MEM WRITE.

The last column displays the status of interrupt lines. In the Status and Operation columns, the interrupt with the highest priority is listed. For example, if an NMI and IRQ occur at the same time, the NMI signal is listed in the display. Table 3 lists interrupt priorities.

Active Line	Description
RES	Reset
NMI	Nonmaskable interrupt
IRQ	Interrupt request

Table 3Active Interrupt Priorities

Pressing DON'T CARE while in the hardware display mode toggles the disassembly screen to the software display mode, and vice versa.

Using the Software Display Mode

The software display mode is useful because it displays only instructions – memory reads and writes are suppressed. The display resembles an assembly or program listing because it shows only one opcode fetch per line and each line must be the start of an instruction sequence. Because of this, the locations displayed are not contiguous. Figure 12 shows a software disassembly display.

TUE, M	AY 10	, 1988	Disasm:	Memory 1	12 41	65X_PROB
Loc	Addr	Data	65082	Disasser	ably Op	peration
9918	D9AB	FOF9	BEQ	D9A6		
9921	D9A6	AD143F	LDA	3F14	31	F14=B1
9925	D9A9	2949	AND	#49		
9927	D9AB	FOF9	BEQ	D9A6		
9939	D9A6	AD143F	LDA	3F14	31	F14=B1
9934	D9A9	2949	AND	149		
9936	D9AB	FOF9	BEQ	D9A6		
8839	D9A6	AD143F	LDA	3F14	31	F14=B1
9943	D9A9	2949	AND	#49		
9945	D9AB	FOF9	BEQ	D9A6		
-9948-	-D9A6	-AD143F-	LDA		31	F14=B1
9952	D9A9	2949	AND	M 8		
9954	D9AB	FOF9	BEQ	D9A6		
9957	D9A6	AD143F	LDA	3F14	31	F14=B1
9961	D9A9	2949	AND	149		
9963	D9AB	FOF9	BEQ	D9A6		
9966	D9A6	AD143F	LDA	3F14	31	F14=B1
9979	D9A9	2949	AND	M9		
9972	D9AB	FOF9	BEQ	D9A6		
9975	D9A6	AD143F	LDA	3F14	3	F14=B1
Func :	F	Scroll R.	ate: 7,8 [201 Mode	et X [S	oftwarel
						6594-12

Figure 12. Software disassembly display. Reads and writes are suppressed so this display looks like an assembly listing. This display corresponds to the hardware disassembly shown in Figure 10. Press DON'T CARE to toggle between software and hardware display modes.

The Data column displays bytes that make up the opcode and also displays any data fetches for the instruction. The Operation column lists the bus operations for the instruction sequence. For each instruction cycle, the analyzer uses the Operation column to tell you the memory address and data activity for that cycle. In this column, the address is displayed on the left of the equals sign; data is displayed on the right. Figure 14 under *Examples* shows address and data information.

Searching for Events. You can search for events in the software disassembly display the same as you search for events in the State Table. However, because memory reads and writes are suppressed, if you search for an event that occurs on a memory read or write cycle, the analyzer will display the instruction that caused the memory read or memory write. To search for a memory read or write cycle, press DON'T CARE to toggle to hardware mode, select the search event, and then press 1 to search. When you press DON'T CARE to switch display modes, the analyzer goes through memory to find the opcode fetch closest to the cursor position. When it finds the opcode fetch, the analyzer displays the disassembly in software mode with the cursor in the middle of the screen. If it can't find an opcode fetch, the analyzer returns to hardware mode.

EXAMPLES

These three examples show you how to acquire data for disassembly, display the data in hardware and software modes, and cross-trigger the disassembly probe from a different timebase (using an acquisition probe).

The first example uses the default setup for a simple acquisition. In the second example, you define specific conditions on which you want to trigger. The third example uses 36 channels to cross-trigger the PM403 from the acquistion probe using a different timebase than the disassembly probe.

Example 1. A Simple Acquisition

This example uses the default 65x setup uploaded when you connected the analyzer to a SUT and initialized the analyzer. This example shows you how to:

- acquire and disassemble data
- jump to a specific location
- search for a particular event
- toggle between display modes.

Follow these steps to make a simple acquisition and begin manipulating data.

- Make sure the PM403 is connected to your SUT and the analyzer is initialized with the default disassembly setup.
- 2. Press START to acquire data. In the default setup, the analyzer will trigger on the first opcode fetch that occurs after the pre-trigger memory is full. The Acquisition Process screen is displayed, telling you the status of the acquistion. When the acquisition is complete, the analyzer stops and displays the data in disassembly since that is the default data format.

- The information will automatically be displayed in disassembly format. Figure 13 shows the hardware display mode for the disassembly data. In hardware display mode, all bus operations and acquired cycles are displayed.
- 4. Press DON'T CARE to toggle to software display mode. In software display mode, only instructions are displayed.

When you switch disassembly modes, the analyzer goes through memory to find the opcode fetch closest to the cursor. If it can't find an opcode fetch, it will return to hardware mode. Figure 14 shows the corresponding software display mode.

- 5. Press ENTER to tell the analyzer you want to enter a new location to be displayed, then enter 0000 to jump to the beginning of memory. As you finish entering the digits, the analyzer jumps to the selected memory address and displays the new information.
- 6. Press 0 or 2 to cycle through available search functions until you choose the trigger as the search event.
- 7. Press 1 to search for the trigger. Figures 13 and 14 show the trigger event in hardware and software modes.

The scroll rate, jump, and search features for disassembly displays work the same as they do in the State Table. For more information about these features, refer to your logic analyzer operator's manual.

TUE,	MAY 18,	1988	D15	asm: Memory	1	2 47	65X_PROB
Loc	Addr	Data	65082	Disassembly	Oper	ation	Status
1914	3F14	B1			NCON	READ	
1915	D9A9	29	AND	149	OPC	FETCH	
1916	D9AA	49			MEN	READ	
1017	D9AB	F9	BEQ	D9A6	OPC	FETCH	
1018	D9AC	F9			MEN	READ	
1019	D9AD	AD			MEN	READ	
1926	D9A6	AD	LDA	3F14	OPC	FETCH	
1921	D9A7	14			NEN	READ	
1922	2 D9A8	35			NEN	READ	
1923	3F14	B1			NEN	READ	
TRI	D9A9	-29	AND	-149	-OPC	FETCH-	
192	5 D9AA	49			NEN	READ	
192	5 D9AB	FØ	BEQ	D9A6	OPC	FETCH	
192	7 D9AC	F9			NEN	READ	
192	B D9AD	AD			NEN	READ	
182	9 D9A6	AD	LDA	3F14	OPC	FETCH	
183	D9A7	14			NOON	READ	
193	L D9A8	3F			NON	READ	
183	2 3F14	B1			NOON	READ	
183	3 D9A9	29	AND	149	OPC	FETCH	
Fun	c : F	Searcl	For	8.2 [Trigger	}	Do Se	arch: 1
and the second		NEW Y				The search of the	6594-13

Figure 13. Hardware disassembly display. The search event in this example is the trigger event, which occurred at memory location 1024 as specified in the Run Control menu.

TUE, N	AY 18, 1988	PISASM	Kemory 1	12 48 65	PROB
Loc	Addr Data	6508	2 Disasse	mbly Opera	tion
8993	D9A6 AD143F	LDA	3F14	3F14=	B1
8997	D9A9 2948	AND	149		
8999	D9AB F8F9	BEQ	D9A6		
1992	D9A6 AD143F	LDA	3F14	3F14=	B1
1996	D9A9 2948	AND	#49		
1998	D9AB FOF9	BEQ	D9A6		
1911	D9A6 AD143F	LDA	3F14	3F14=	B1
1915	D9A9 2948	AND	149		
1917	D9AB F8F9	BEQ	D9A6		
1929	D9A6 AD143F	LDA	3F14	3F14=	B1
-IRIG	-D9A9-2948-	AND			Charles and
1826	D9AB F8F9	BEQ	D986		
1829	D986 AD143F	LDA	3514	3114=	B1
1033	D9A9 2948	AND	848		
1035	DAUS FALL	BEA	DANP		
1038	D986 801431	LDA	3814	3814=	81
1042	DYRY 2948	RID			
1044	DYRE PURY	BLY	D3H0	3514-	B1
101/	DYRE RDIAJP	LDN	3719	3719=	B1
1001	N2H2 5346	ARD	546		
Func	F Scroll	Rate 7,8	[20] No.	le: X [Softw	arel

Figure 14. Corresponding Software disassembly. Because the search event was not a memory read or write, the software disassembly display (corresponding to the hardware display shown in Figure 14) shows the trigger event at the cursor. The Operation column shows the address (left side of equals sign) and data information for the instructions that occurred.

Example 2: Trigger on a Specific Event

This example shows you how to acquire specific data. In this example, a particular subroutine occurs a number of times in the program. You want to acquire only the subroutine. You need to define two conditions: the beginning of the subroutine and the end of the subroutine. The beginning of the subroutine is defined as JSR (jump to new location saving return address) and has a data value of 20hex. The end of the sub-routine is defined as RTS (return from subroutine) and has a data value of 60hex.

In order to show an example of a multi-level acquisition, we'll have the analyzer acquire the subroutine, then loop back and acquire it again until we stop the acquisition manually.

This example uses the default setup except for defined conditions and trigger statements. You don't need to change the timebase, channel grouping, or run-control information from the default 32-channel setup for this example. Follow these steps to trace a subroutine and trigger on the subroutine.

- 1. In the Conditions menu, rename the G condition word to JSR and define it as DAT 20. Figure 15 shows the new JSR condition word definition: XXXX 20 XX XXX.
- Rename the H condition word to RTS and define it as DAT 60. Figure 15 shows the new RTS condition word definition: XXXX 60 XX XXX.
- In the Trigger Spec menu, define two levels of "if then" trigger statements as shown in Figure 15. When the analyzer finds 20hex on the data line (the beginning of the subroutine) it starts to store data, then moves on to level
 When the analyzer finds 60hex on the data line (the end of the subroutine) it stops storing data, then loops back up to level 1 again to look for 20hex again.
- 4. In the Run Control menu, the data display should default to Disassembly. Because you will halt the acquisition manually, the stop point will be in the trigger position. Change the Trigger Position to 1920 so that the stop point is near the end of memory allowing for more storage of data. Figure 16 shows the Run Control menu for this example.

- 5. Press START. At the first occurence of the subroutine, the analyzer starts storing the information, when the return is encountered, the storage stops and the analyzer loops back up to condition 1 to search for the next occurence of the JSR.
- 6. After a few seconds press STOP. The analyzer stops acquiring data and displays the acquisition in disassembly format. Figures 17 and 18 show the hardware and software disassembly for this example.

TUE, I	MAY 10	, 1988	Irigger S	bec	15 13	65X_P	ROB
Leve	1	Condition	Count		Action	Dest	
1	IF	[JSR]*[9991]	THEN	[STR ON]	& I GOTO	2]
2	IF	[RTS]#[9991]	THEN	[STROFF]	& I GOTO	1)
3							
nne oraș Brenistar			CONDITIO	NS			

Symbol		ADD	DAT	STB	INT				
JSR	:	XXXXX	28	XX	XXXX				
RTS	:	XXXXX	69	XX	XXXX				
••	EHH	dit S indow indow	ynbo Up Dow	1: E : F n: C	NTER				
Nenu M	NII	Re	turn	MEN	ll twice	New: MENU.	then	Hex	Key

Figure 15. Subroutine setup. The two new conditions define the beginning and end of the subroutine you're tracing. The two levels of trigger statements tell the analyzer to store everything between the beginning and end of the subroutine, and then loop back up to level 1 and search for the beginning of the next occurence of the same subroutine and store it again.

update	Remory	: [1]	Display	y: [Disassembly]
Trigger	Positi	on: [192	201 9	1 2K
Look fo	r Trigg	er: [Aft	ter Pre-Trigg	ger Memory Full]
Conpare		: [Nar	nual]	
Compare	Nenory	1 to Me	mory: [2]	
Compare Use Cha	Men Loo nnel Mas	cations: sk :	[9999] to [[0PC_FET]	[1792]
Compare Use Cha Display	Men Loo nnel Mas Data as	cations: sk : t least:	[9999] to [[0PC_FET] [9] seconds	[1792] ;
Compare Use Cha Display	Men Loo nnel Mas Data at ADD	DAT ST	: [9999] to [: [0PC_FET] : [9] seconds 3 [NT	: 1792] ;
Compare Use Cha Display Symbol	Men Loo nhel Mas Data a ADD hex	DAT STI hex bir	: [9999] to [: [OPC_FET] : [9] seconds 3 INT 1 kin	:1792] ;
Compare Use Cha Display Symbol OPC_FET	Men Loo nnel Ma: Data a ADD hex : XXXX	DAT STI hex bir XX 11	: [0000] to [[0PC_FET] : [9] seconds 3 IMT bin XXX	(1792)

Figure 16. Run Control menu. The default display is set to Disassembly and the trigger position is changed to 1920.

TUE,	MAY 18, 19	88 D1 9	asm: Memor	9 1 15 24 565X_PROB
Loc	Addr Dat	a 65C82	Disassembl	y Operation Status
9962	9973 36			MEN READ
9963	A946 D9	BNE	A94A	OPC FETCH
9964	A947 92			NEN READ
9965	A948 C6			NEN READ
9966	A94A C6	DEC	73	OPC FETCH
9967	A94B 73			NEN READ
9968	9973 36			NEN READ
9969	9973 36			MEN READ
9978	9973 35			NEN WRITE
9971	A94C 69	RTS		OPC FETCH
-8872	-9DF5-28-	JSR—	-9DE3	-OPC FETCH-
9973	9DF6 E3			MEN READ
9974	91FD 9D			MEN READ
9975	SIFD 9D			NEN WRITE
9976	BIFC F7			NEN WRITE
9977	9DF7 9F			MEN READ
9978	9FE3 A5	LDA	71	OPC FETCH
8879	9FE4 71			NEN READ
9999	9971 44			NEN READ
9981	9555 65	CHIP	47	OPC FETCH
Func	F Scro	11 Rate:	7,8 [20]	Mode: X [Hardware]
	enter de la company de la c		Nacional Carponica	6594-17

Figure 17. Hardware display with JSR condition. The cursor marks the search event, the beginning of the subroutine, which occurred at address 9DF5 (at analyzer location 0072). The hardware display mode shows each memory read and write that occurred during the subroutine.

24

THE. N	AY 18.	1988	Disasm: H	emory 1	15 24 2 65X_PROB
Loc	Addr	Data	65082	Disass	embly Operation
9934	A834	B992	BCS	A938	
8937	A938	9278	STA	(78)	44CA=88
0042	6936	CASE	DEC	6E	996E=94
0047	0930	C66F	DEC	6E	996E=93
0052	0035	5679	THC	79	9979=CB
0057	AGAG	1002	RNE	6944	
00(0	1044	4572	LDA	73	9973=36
0000	ADAC	NJCJ NOOD	DAT	0040	
0000	AGAA	0673	DIL	73	8973=35
0000	RUSA	Lors .	DEC	13	
6671	AMAC	00	ALS ICP		9057-95
-30.55	-9012	-201390-	JSX-	71	9971-44
9978	9FE3	A571	LDR	1	0047-40
9981	9FE5	C547	CRUP	47	001/-10
9984	9FE7	9998	BCC	9871	
99986	9FE9	DOGE	BHE	9579	
9989	9FF9	A549	LDA	49	0049=47
8992	9FTB	C571	CHP	71	9971=44
8995	9FTD	9998	BCC	A997	
0097	9555	DOOC	BHE	ASSD	
9199	ADOD	A56E	LDA	6E	996E=93
Func	: F	Scroll:	✓▲ Curs	or: 4>	JUMP: ENTER

Figure 18. Software display with JSR condition. You can show the search event, in software mode by pressing DON'T CARE. You can see the subroutine sequence in a more compact form in software mode since only one instruction is displayed for each bus operation.

Example 3: Cross-Triggering

If you're using a 1225 or 1230 Logic Analzyer, you can acquire data on 16-channel acquisition probe at the same time you use the PM403. You can also set the PM403to trigger off the timebase of the acquisition probe, or vice versa. This example shows you how to set up the PM403 to trigger off the acquisition probe.

Configuration. This example uses a 1225/1230 with 48 channels. The PM403 is still plugged into probe slots A and B. The 16-channel acquisition probe (P6443 or P6444) is plugged into probe slot C.

What This Example Shows. This example shows how to set up an acquisition probe to trigger on a condition, then set up the disassembly probe to automatically cross-trigger and show the acquired information in disassembly display. In this example, you want to know what will happen to your code when you trigger the acquisition probe on a particular event.

The analyzer then automatically cross-triggers the disassembly probe so that you can display the disassembly data for that acquisition.

Figures 19 through 23 show the setup menus for this example. The menus show how to set up the 1225/1230 with these parameters:

- Probes A and B are in T1; probe C is in T2.
- Channel group GPE is renamed to TST and contains 8 channels from probe C.
- The trigger condition GET is defined for the specific event upon which you wish to trigger.
- The trigger timebase is T2 (the acquisition probe) so that the 1225/1230 recognizes the trigger condition GET and automatically cross-triggers the disassembly probe when GET occurs.

The Steps for Cross-Triggering. Follow these steps to crosstrigger the PM403 off the acquisition probe and search for the trigger event in the resulting disassembly display.

- In the Timebase menu, link probes A and B in timebase T1 (separately from probe C, which should be in T2). Refer to Figure 19.
- In the Channel Grouping menu, scroll to channel group GPE and change the channel group name to TST. Add channels C07-C00 to this new group. Refer to Figure 20.
- In the Conditions menu, define a condition GET to the value A6hex in group TST. Figure 21 shows the Trigger Spec menu and the value of the trigger condition GET.
- 4. In the Trigger Spec menu, set the trigger condition to GET Figure 21 shows the Trigger Spec menu.
- Look at the menu bar at the bottom of the Trigger Spec menu, and press D to toggle the trigger timebase to T2. Refer to Figure 21.
- In the Run Control menu, make sure the 1225/1230 looks for the trigger GET after the pretrigger memory is full. The default data display format should still be set to Disassembly. Refer to Figure 22.

26

- Press START. The 1225/1230 acquires data until the trigger condition is encountred. Then the analyzer triggers all modules, fills memory, and stops. The disassembly screen is displayed. Figure 23 shows a sample disassembly display.
- Press 0 or 2 to cycle through available search events until you select Trigger, then press 1 to locate the trigger. Figure 23 shows the trigger event in a hardware disassembly display.
- 9. In order to view the data from the acquisition probe, you must change the timebase. Go to the State display and you'll see the disassembly information in state format. Press F until you see the Timebase: field. Press 9 to change to Timebase T2. The State display will now show the data that was acquired on the acquisition probe.

Once you've made the acquisition, you can call up state, disassembly, and timing displays for the acquired data. Since you used two timebases to make the acquisition, you must change pages to display what happened in T2 on the acquisition probe, and then what happened in T1 on the disassembly probe.

2

....

Probes	TB Format	Rate Glitch	Threshold
Ĥ	T1 Sync		TTL +1.40
В			TTL +1.40
C	T2 Async	1 µS No	TTL +1.40

Menu: MENU Return MENU twice New: MENU, then Hex 800

Figure 19. Timebase for cross-trigger. Probes A and B (the PM403) are linked in T1, and probe C (the acquisition probe) is in T2. This lets you acquire data with different timebases.

.!

HED, MAS	11, 1	988	Ch	annel Grouping	11:92	65X_PROB
Group	Radix	Pol	I B	Channel Definiti	ons	
ADD	HEX	•	T 1	BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB		
DAI	HEX	٠	71	AAAAAAAA 1111111 00 54321 0 98		
STB	BIN	٠	T1	AA 90 19		
INT	BIN	٠	71	AAA 660 532		
TST	HEX	٠	T2	CCCCCCCC 60000000 76543219		
SPF	HEX					6594-20

Figure 20. Channel Grouping for cross-trigger. The analyzer screen shows only four channel groups at a time. This figure is a modification of two combined screens so you can see all six channel group definitions. The channel group shows that the fifth channel group is renamed to TST and contains 8 channels for the acquisition probe (timebase T2).

IU, MAS	19, 19	88	Ī	rigg	er Si	pec		89:4	13		65	X_PR	0
Level	Cor	nditi	on ·	Coun	t	1	ic f	ion	-)e s	t	
1	IF [GET] ×[8	991)	THEN	I	TRIG)	å	1	FILL	
2													
3													
4													
5													
CONDIT	ION:	DAT	STR	INT	TST								
Sumbol	hex	hex	bin	bin	hex								
- 310	• • • • • • • • •	YX	XX	XXX	Rb								

Figure 21. Conditions and Trigger Spec for cross-trigger. The trigger condition GET is defined as A6hex. The menu bar at the bottom of the Trigger Spec screen shows that the trigger timebase is T2.

	2, 1988	3 R	un Co	ontrol Of	:01 🖸 65	X_PROB
Update M		: [1]	1	Display: [Disa	ssembly]	
Irigger	Positio	n: [9128	3	0 []		2X
Look for	Trigge	r: [Afte	r Pr	e-Irigger New	r Memory Full]	
Compare		: [Manu	a))			
Compare	Nenory	1 to New	ory:	[2]		
Use Chan	nel Mas	k :	[OPC	_FEI]		
		least:	[9]	seconds		
Display	Data at		Englished S			
Display	ADD	DAT STB	INT	ISI		
Display Symbol	ADD hex	DAI SIB hex bin	INT bin	ISI hex		
Display Symbol OPC_FET	ADD hex : XXXXX	DAI SIB hex bin XX 11	INT bin XXX	ISI hex XX		
Display Synbol OPC_FET Cursor:	ADD hex : XXXX	DAI SIB hex bin XX 11 Selec	INT bin XXXX	ISI hex XX 2		

Figure 22. Run Control for cross-trigger. The 1225/1230 looks for the trigger after the pre-trigger memory is full. When the trigger condition GET is found, the probe C cross-triggers the disassembly probe (A and B) and fills the memory. The analyzer stops and displays the acquired data in disassembly format.

ED,	NAY 11,	1988	D158	sh: Kenory	12:29 65X_PROB
Loc	Addr	Data	65002	Disassembly	Operation Status
1913	3 999C	88			NEN READ
1014	4 94F5	C9	CHEP	#9F	OPC FETCH
101	5 94F6	ØF			NEN READ
101	6 94F7	DO	BNE	94FC	OPC FETCH
101	7 94F8	83			NEN READ
101	8 94F9	4C			MEN READ
101	9 94FC	A5	LDA	90	OPC FETCH
192	94FD	90			NEN READ
182	1 000 C	8A			NEN READ
192	2 94FE	C9	CMP	HOE	OPC FETCH
-192	<u>3—94FF</u>	-9E			MEN READ-
IRI	G 9599	DO	BNE	9585	OPC FETCH
182	5 9501	83			NEN READ
182	6 9582	40			NEN READ
182	7 9585	AZ	LDX	#9 E	OPC FETCH
102	8 9596	ØE			NER READ
102	9 9507	D	CPX		OPC FEICH
103	9598				NEN READ
103	1 9509	F	BEA	9510	OPC FEICH
193	2 95 0 A				NEM KEAD
Fun	c : F	Scrol	1: **	Cursor: 4	 JUMP ENTER

Figure 23. Hardware disassembly display. TRIG marks the event that occurred in timebase T1 when trigger event GET occurred in timebase T2.

6594-23

32