# 

This manual is provided FREE OF CHARGE from the "BoatAnchor Manual Archive" as a service to the Boatanchor community.

It was uploaded by someone who wanted to help you repair and maintain your equipment.

If you paid anyone other than BAMA for this manual, you paid someone who is making a profit from the free labor of others without asking their permission.

You may pass on copies of this manual to anyone who needs it. But do it without charge.

Thousands of files are available without charge from BAMA. Visit us at http://bama.sbc.edu

# INSTRUCTION

Serial Number\_\_\_\_\_

**TYPE** 351

DUAL-TRACE
SAMPLING UNIT

### WARRANTY

All Tektronix instruments are warranted against defective materials and workmanship for one year. Tektronix transformers, manufactured in our own plant, are warranted for the life of the instrument.

Any questions with respect to the warranty mentioned above should be taken up with your Tektronix Field Engineer.

Tektronix repair and replacement-part service is geared directly to the field, therefore all requests for repairs and replacement parts should be directed to the Tektronix Field Office or representative in your area. This procedure will assure you the fastest possible service. Please include the instrument Type and Serial or Model Number with all requests for parts or service.

Specifications and price change privileges reserved.

Copyright © 1967 by Tektronix, Inc., Beaverton, Oregon. Printed in the United States of America. All rights reserved. Contents of this publication may not be reproduced in any form without permission of the copyright owner.

### **CONTENTS**

Section 1 Characteristics
Section 2 Basic Sampling Principles

Section 3 Operating Instructions

Section 4 Applications

Section 5 Circuit Description

Section 6 Maintenance

Section 7 Performance Check

Section 8 Calibration

Abbreviations and Symbols

Parts Ordering Information

Section 9 Electrical Parts List

Mechanical Parts List Information

Section 10 Mechanical Parts List

Section 11 Diagrams

Mechanical Parts List Illustrations

Accessories

Abbreviations and symbols used in this manual are based on, or taken directly from, IEEE Standard 260 "Standard Symbols for Units", MIL-STD-12B and other standards of the electronics industry. Change information, if any, is located at the rear of this manual.



Fig. 1-1. Type 3S1 Dual-Trace Sampling Unit.

# SECTION 1 CHARACTERISTICS

#### General Information

The Type 3S1 Dual-Trace Sampling Unit is a 50  $\Omega$  input dual-channel vertical plug-in unit designed for operation in any of the Tektronix 560-series Oscilloscopes except the Type 560 or Type 561 (it will operate in the Type 561A). The Type 3S1 operates with either sampling or conventional horizontal plug-in units to take full advantage of its DC to 1000 MHz bandwidth. Sampling horizontal units include the Types 3T2, 3T4 and 3T77A. The Type 3S1 unity dot response permits random sampling displays without overshoot or undershoot for full graticule signal changes in one dot. Conventional horizontal units include the Types 2B67, 3B1, 3B3, 3B4 and 3B5 non-digital time bases, and the Type 3B2 Analog/Digital Time Base Unit. The Type 3S1 provides all the vertical information needed for voltage measurements by either Tektronix digital readout system, the Type 567-Type 6R1A, or the Type 568-Type 230.

The Type 3S1 Dual-Trace Sampling Unit is designed to operate within the Type 561A, RM561A, 564, RM564, 567, RM567, 568 and R568 Oscilloscope main frames. Digital readout is available only when the Type 3S1 is operated in a Type 567, RM567, 568 or R568 Oscilloscope main frame. Operation with either conventional or sampling time base units is a new feature of the Type 3S1, allowing either analog displays, or digital readout for both real-time and equivalent time sampling.

Each of the two channels has its own trigger take-off circuit, signal delay line, deflection factor and positioning con-

trols. Sampled signals are presented to both the Oscilloscope CRT and to front panel connectors for external use with auxiliary equipment such as pen recorders. The two channels operate either individually or in one of three combined modes: Dual Trace, A + B (Albegraic addition), or A VERT/B HORIZ (X-Y).

#### **ELECTRICAL CHARACTERISTICS**

#### **Digital Unit Compatibility**

The Type 3S1 is compatible for operation with all Type 230 Digital Units and all Type 6R1A Digital Units. It is compatible with all Type 6R1 Digital Units SN 694 and up. Type 6R1 Digital Units SN 101-694 (with exceptions beginning at SN 391) require the installation of Tektronix Modification Kit 040-0342-00 when operated with a Type 3S1. See your Tektronix Field Engineer for details.

The following characteristics apply over an ambient temperature range of 0°C to +50°C. These characteristics apply only after the Type 3S1 VERT GAIN control has been properly adjusted for the oscilloscope and after a sufficient warm-up time. For particular system warm-up requirements, refer to the Main Frame oscilloscope instructions manual. A procedure for mating the Type 3S1 to each oscilloscope can be found in the Operating Instructions section of this manual.

#### **ELECTRICAL CHARACTERISTICS**

Characteristics	Performance Requirement	Supplemental Information
Transient Response Risetime	≤350 ps, 10% to 90% of step pulse signal.	
Aberration and Tilt	$\leq$ + and $-$ 2% in the first 5 ns after step pulse reaches 100%.	Applies when pulse generator is a terminated Tektronix Type 281 TDR Pulser.
	$\leq$ + and $-$ 1% after the first 5 ns.	
Deflection Factors mVOLTS/DIV Switch Range	2 mV to 200 mV in 7 steps in a 1-2-5 sequence.	
Accuracy	Within $\pm 3\%$ with INVERT/NORM switch at NORM. Within $\pm 5\%$ with INVERT/NORM switch at INVERT.	
mV/div VARIABLE Range	≤0.7:1 reduction in deflection when control is turned CCW from CAL position, and ≥2.5:1 increase in deflection when control is turned CW from CAL position.	
Input resistance	50 Ω, ±1 Ω.	Measured at DC.

### **ELECTRICAL CHARACTERISTICS (cont)**

Characteristics	Performance Requirement	Supplemental Information
Input Signal		
Dynamic Range	+ and — 2 volts from ground.	
Safe input overload	+ and — 5 volts from ground.	
DC OFFSET Internal Voltage Range	$\geq$ + and — 1 volt.	
Tangential noise	≤ 2 mV at unity dot response. ≤ 1 mV when smoothed.	When making a visual noise reading from the sampling display, the eye interprets a noise value which is neither the RMS nor the peak to peak value. Most observers agree that the displayed noise value is approximately 3 times the RMS value. Thus it is convenient to define "tangential noise"
		as exactly 3 times the RMS value. The tan- gential noise value so defined contains about 90% of the trace dots, representing what most people see in a display contain- ing noise.
Voltage Interchannel crosstalk	$\leq$ 1% P-P when input signal is a step voltage with $\leq$ 80 ps risetime.	Unused channel, in which crosstalk is observed, terminated in 50 $\Omega.$
Co-channel Time Coincidence	≤30 ps.	
Dot Response NORMAL	Adjustable (at front panel) to Unity.	Full graticule display change in one dot without overshoot or undershoot.
SMOOTH	$\leq$ 0.3:1 when NORMAL is adjusted to Unity.	First dot of 100% step display moves $\leq$ 0.3 the full amount it would move at Unity dot response.
Trace baseline vertical shift with trigger repetition rate change	$\leq$ 10 mV for trigger rate change from 30 Hz to 100 kHz.	Timing Unit externally triggered.
Dot slash	Vertical dot drift is $\leq$ 0.1 div when timing unit is triggered at 20 Hz.	
FREE RUN Frequency	100 kHz ±5%.	
OFFSET OUT Voltage Range	$\geq$ + and $-$ 10 volts.	Controlled by associated channel DC OFF-SET $\pm 1$ V control.
Accuracy (Referred to input)	$10 imes$ the DC offset, $\pm 2\%$ .	
A OUT, B OUT Accuracy (Referred to input)	(AC signal peak to peak input in volts)	At in a start with a start of the start of t
Accordey (kelerred to hipot)		Maximum output voltage $\pm 4$ V. Source Resistance $10~\mathrm{k}\Omega~\pm 0.5\%$ .
Accuracy (Referred to CRT)	200 mV/displayed div ±3% in NORM 200 mV/displayed div ±5% in INVERT	
Vertical Signal Accuracy to Digital Unit	1 V per division of CRT vertical dot change, ±3%.	
Internal Trigger Pickoff Signal Amplitude	≥0.12× Input signal voltage.	Checked with INTERNAL TRIGGER Switch at OFF, due to varations in timing units.
Vertical Position Indicator Lamps	One indicator lamp will be on and the other off when CRT trace is more than one div away from the graticule centerline.	
DOT RESPONSE Controls Range	<0.95 to >1.05 of unity dot response.	
VERT GAIN Control Range	≤9 to ≥13 Voltage gain.	Voltage gain measured between Channel B amp output (P12, pin 3) and the CRT lower vertical deflection plate (P11, pin 17).
Power Supplies +12.2 V	$\pm$ 12.2 volts $\pm$ 1%. Not over 2 mV P-P 120 Hz ripple.	
+100 V	$\pm 100$ volts $\pm 5\%$ . Not over 10 mV P-P 120 Hz ripple.	

#### **ENVIRONMENTAL CHARACTERISTICS**

#### **MECHANICAL CHARACTERISTICS**

Storage

-40°C to +65°C. Temperature—

Altitude— To 50,000 feet.

Operating

Operating Temperature— 0°C to +50°C.

Operating Altitude— To 15,000 feet.

Height  $6\frac{1}{3}$  inches  $4^{5}/_{16}$  inches  $14^{1}/_{4}$  inches Dimensions— Width

Length

Approximate dimensions including knobs and connectors.


Construction— Aluminum alloy chassis with epoxy laminated circuit boards. Front panel is anodized alumi-

Accessories— An illustrated list of the accessories supplied

with the Type 3S1 is at the end of the Mechani-

cal Parts List pullout pages.

#### **NOTES**



## SECTION 2

## TYPE 3S1 BASIC SAMPLING PRINCIPLES

#### Introduction

This section of the manual provides the basic information required for operation of the Type 3S1. The equivalent-time sampling process is discussed for the benefit of those unfamiliar with sampling techniques. Operating instructions including first time operation are given in Section 3.

#### BASIC SAMPLING TECHNIQUES

The current state of the electronics art does not permit the direct cathode-ray tube display of fractional-nanosecond low-level signals. Risetimes in the order of 0.35 ns can be displayed on a CRT if the signal amplitude is high enough. This, however, requires signals of several volts minimum amplitude. Millivolt signals can be amplified to the levels required for CRT deflection. An inherent limitation in linear amplifiers is the compromise necessary between bandpass and gain. A high gain amplifier is a low bandpass amplifier; and conversely, wide-band amplifiers are necessarily low gain amplifiers. For any particular configuration, gain times bandpass is nearly a constant, so anything done to increase the gain will proportionately reduce the bandpass. Also. attemps to improve the bandpass will reduce the gain. The gain-bandpass product limitation of linear amplifiers restricts the display of millivolt signals on a CRT to the 50 to 150 MHz region.

The sampling technique permits the quantitative display on a CRT of a facsimile of fractional-nanosecond low-level signals. In the sampling technique, many cycles of an input signal are translated into one cycle of low frequency facsimilie. The transition takes place at the input, or sampling bridge. Since only the sampling bridge is subjected to the fast risetimes of the input signals, and all the amplification is done to the relatively low frequency facsimilie, the per-

formance of a sampling system is not dependent on the gain-bandpass limitations of conventional amplifiers.

However, the sampling technique introduces some limitations of its own. The sampling technique is restricted to repetitive wave shapes of low amplitude (typically in the order of 1 or 2 volts peak to peak) from low impedance sources. Fortunately, most fractional nanosecond signals exist in low impedance environments and are generally low amplitude. Piping the signal from the circuit under test to the input of the sampling system requires a more sophisticated technique than lower bandpass systems. Notwithstanding its limitations, the sampling technique allows the quantitative display of a general group of fast signals that otherwise would defy observation.

A sampling system looks at the instantaneous amplitude of a signal during a specific small time segment, remembers the amplitude, and displays a single dot on the CRT that corresponds to that amplitude. After the system has recovered and stabilized, it again looks at the instantaneous amplitude of a different cycle of the input signal. Each successive look, or sample, is at a slightly later equivalent time relative to the input signal. Each sample is followed by a spot displayed on the CRT. Generally the vertical position of the spot represents the amplitude of the input signal at sample time, and the horizontal position of the dot represents the equivalent time on the waveform when the sample was taken. After many cycles of the input signal, the sampling system has reconstructed and displayed a single facsimilie made up of many samples, each sample having been taken from a different cycle of the input signal.

Fig. 2-1 illustrates the reconstruction of a repetitive square wave. The CRT display is a series of dots rather than the conventional continuous presentation. In the illustration, a series of samples is taken from the input signal. The samples, and not the actual input signal, are displayed by the oscillo-




Fig. 2-1. Displaying input waveforms by means of the sampling technique.

scope. After each sample, when memory has been established and stabilized, the oscilloscope is unblanked and a dot appears. A large number of such dots form the display.

The number of dots per horizontal unit of display is called dot density. The dot density of a display is controlled by the operator to provide the best compromise between resolution and repetition rate of the display. Since only one sample is taken from any particular input cycle, the time required to reconstruct a display is a function of the dot density selected and the repetition rate of the signal. The higher the dot density selected for resolution, the longer the time required to reconstruct a waveform. The higher the repetition rate of the signal, the less time required to reconstruct the waveform up to the maximum repetition rate of the system.

The sampling technique requires repetitive input signals although not necessarily signals with a constant repetition rate. The horizontal position of the spot is determined by the time delay between the point on the signal at which triggering occurred, and the point at which the sample was taken. Since both time references (trigger time and sample time) are taken from the same cycle of the signal, the signal does not have to be periodic. Each cycle of the signal does have to be identical in amplitude, time duration, and shape. Any differences in the individual cycles of the input signal will show in the reconstructed display as noise or jitter.

Sampling systems have a maximum repetition rate at which they can take samples and faithfully display them. The primary limit is the time required for the preamp and the AC amplifier to stabilize after a sample has been taken.

Signals below 100 kHz may have considerable repetition rate jitter and still be presented without display jitter. For signals with a repetition rate higher than 100 kHz, the timing unit holds off retriggering for a minimum of 10  $\mu$ s. This means that a sample will not be taken from each cycle of a high repetition rate signal. Only those cycles occurring after

the holdoff will be sampled. If the signal is truly repetitive and each cycle is identical, these "missed" cycles are of little significance.

The Type 3S1 sampling unit is an error-sampled feedback system with a ratchet memory. The memory output is not reset to zero after displaying a dot. The memory output remains at the displayed amplitude until its is corrected by the next sample. Fig. 2-2 shows a simplified block diagram of an error-sampled feedback sysem with a ratchet memory. The output from the sampling bridge is the difference or error between the instantaneous amplitude of the signal at sample time and the memory feedback level. A change is made to the memory level only when the instantaneous amplitude of the signal at sample time is different from the memory level. The memory level "ratchets" up or down at each sample time as a result of the error signal sampled. The transition of memory from one level to another occurs between displayed dots and is therefore not seen on the CRT.

The error-sampled ratchet-memory technique has the advantage of allowing smoothing. Smoothing is used to reduce the effects of random noise on the display. It will be discussed later in this section. The error-sampled approach also has the advantage of reducing kickback into the input cable by the interrogate pulse. Since the sample is always the difference between the signal and the memory level, the error signal is much smaller in amplitude than would be the case if memory reverted to zero each time and the entire signal was sampled.

The output from the bridge at sampling time is the difference between the signal level and the memory level. The difference is the input to the amplifier. The output of the amplifier is AC coupled to a memory gate. The memory gate couples the signal to the memory amplifier during the time it is gated on. The memory amplifier changes the memory feedback level in accordance with the error signal.




Fig. 2-2. Simplified block diagram of an error-sampled feedback system with a ratchet memory.




Fig. 2-3. Simplified representation of an error-sampled ratchet-memory waveform.

These changes in memory level occur when the CRT is blanked and therefore do not show up on the display. The memory level does not revert to zero, but remains at the displayed level until corrected by the next error signal. The input to the amplifier of a typical sampling system charges to about 10% of the error signal sampled by the bridge. This percentage of response, or attenuation through the sampling bridge, is known as sampling efficiency. The amplifier and the memory amplifier have a gain of 10. Therefore, the memory feedback level is corrected to equal the signal that was sampled. At each sample time, the difference between the memory feedback level and the signal level is amplified and applied to the memory circuit via memory gate to correct the memory feedback level. This causes the memory level to follow a rising waveform in a series of steps or ratchets as shown in Fig. 2-3. This figure shows the input signal and feedback voltages for 6 samples along the rise of a step waveform.

At the time of sample 1, the input signal and the feedback voltage are equal. There is no error voltage, so the memory level is not changed. The CRT is blanked until the circuit is stabilized.

At the time of sample 2, the input signal is (for example) 0.25 volts. The memory level is 0. Assuming a sampling efficiency of 10%, the input of the amplifier responds to 10% of the difference or 0.025 volts. The 0.025 volts of error signal times the gain of the amplifiers ( $\times$ 10) corrects the memory feedback level to the value of the signal at sample time, 0.25 volts. Again, the CRT is blanked during this change until the circuit is stabilized.

At the time of sample 3, the difference between the input signal and the feedback level is again 0.25 volts. The amplifier input responds to 10% or 0.025 volts. The gain of the amplifier changes the memory level by 0.25 volts to the new value of 0.5 volts (equal to the signal level at sampling time). Again the CRT is blanked during this change, until the circuit is stabilized.

This process continues until sample 6. There is no difference between the input signal at sample 6 time and the feedback level. There is no error signal, and the memory feedback level is not changed. The system will remain at this voltage level until the input level changes, or until system drift has created an error signal.




Fig. 2-4. Simplified diagram, showing how the interrogate pulse opens the sampling gate.

#### **Effective Sampling Time**

The length of time the input signal is connected to the input of the amplifier by forward bias on the bridge diodes is the practical limiting factor of the minimum risetime a sampling system can display. The duration of the bridge forward bias is controlled by the length of time the interrogate pulse exceeds the fixed reverse bias. Special circuitry is used to make the interrogate pulse as short as possible consistent with noise and diode recovery time. The interrogate pulse is generated by a snap-off diode and a short clip line. The effective duration is adjusted primarily by controlling height and width of the interrogate pulse, thus controlling the time and amplitude by which the interrogate pulse exceeds the reverse bias. Adjusting the reverse bias is a secondary means of controlling the effective duration. Fig. 2-4 shows how the interrogate pulse breaks through the reverse bias on the sampling bridge. The reverse bias is shown by dashed lines through the interrogate pulses.

#### **Dot Response**

Dot response refers to the ability of the system to reduce the error voltage to zero after each sample. When the gain of the memory feedback loop is equal to and compensates for the attenuation across the sampling bridge, the dot response is unity or 1. In this case, the memory feedback level will be corrected to equal the level of the signal during the sampling strobe time.

If the dot response is less than unity, the memory level will be corrected by an amount less than that necessary to reduce the error voltage to zero. The memory feedback level will approach the signal level asymptotically. The error voltage will approach 0 after several samples, being reduced by the same factor after each sample. In the case of a dot response of less than unity the memory feedback level is effectively a moving average of several preceding samples.

If the dot response is more than unity, the memory level will overshoot the signal level after each sample. The displayed dot sequence will give the appearance of ringing at the equivalent sampling rate.

For best displayed risetime capability the dot response must be unity allowing the system to track the input signal as closely as possible.

A dot response of less than unity can be useful providing the resulting compromise is understood. The effective averaging of several consecutive samples caused a dot response of less than unity, serves to reduce the effect of random noise on the display. The averaging also may slow down the fastest display risetime capability, depending upon the number of dots contained in the step transition and the dot response. By increasing the number of dots in the step transition, the display will follow closer to the actual step transition.

Fig. 2-5 shows the displayed waveform with and without smoothing for two different sampling densities. Sampling density is the number of samples or dots per division. In the Type 3S1 the operational choice of dot response is either 1.0 (NORMAL) or 0.3 (SMOOTH). In Fig. 2-5A the actual risetime (between the 10% and 90% points) in the NORMAL position takes 5 steps. In the SMOOTH position 7 steps are required. This shows a significant difference

in the displayed risetime (SMOOTH) and the actual risetime (NORMAL).

In Fig. 2-5B the sampling density is increased, showing the same number of samples in the SMOOTH and NORMAL positions between the 10% and 90% points of the step transition.

When the smoothed mode has a dot response of 0.3 as in the Type 3S1, 15 or more samples between the 10% and 90% points of a risetime will result in the smoothed and unsmoothed displays having essentially the same risetime. When the smoothed display contains 12 samples between the 10% and 90% points, the smoothed risetime will be about 6% longer than the unsmoothed display. As the number of samples contained in the risetime is reduced below 12, the error between smoothed and unsmoothed display goes up rapidly.




Fig. 2-5. Displayed waveform with and without smoothing for two different sampling densities.

#### **Smoothing of Random Noise**

When the dot response is reduced to 0.3, the displayed dots will represent the average of several consecutive samples. Noise of a random nature will be materially reduced in the display at the possible expense of introducing an error in the displayed risetime. Therefore, if random noise is apparent, reducing dot response may improve the display. Note that this is only true for random noise. Systematic noise (noise with the same repetition rate as the signal) is treated as part of the signal.

The Type 3S1 has a dot response control labeled SMOOTH-NORMAL. In the SMOOTH mode, dot response is reduced to 0.3. Always check that there is sufficient sampling density to warrant smoothing. This can be done by changing the dots/division (or samples/division) control on the timing unit and observing the effect of sampling density on the displayed risetime.

Smoothing cannot be applied where the full amplitude of each sample is required. In a random sampling mode of a time base like the Type 3T2 each sample requires unity dot response. The display dots are not presented in time sequence and therefore cannot be averaged.

#### **Tangential Noise**

Traditionally the amplitude of random noise in an amplifier is qualified by stating the equivalent RMS value of the noise referred to the input of the amplifier. In the case of a CRT display, qualifying the noise amplitude by stating its RMS value is somewhat unsatisfactory. The visible effects of random noise on a CRT display is more nearly 3 times the RMS value of the noise. Peak-to-peak value of truly random noise would have to be stated as — infinity to + infinity. Obviously these broad limits would reveal nothing about the amount of noise to expect on a display. It has been deter-




Fig. 2-6. Method of increasing display sensitivity while maintaining unity dot response.




Fig. 2-7. Method of adding a DC voltage to the memory feedback.

mined empirically that 90% of the dispersion caused by random noise closely approximates the visible widening of the trace. The noise can be described as the separation of two horizontal tangents representing the upper and lower limits of the effective trace width. Hence the term TANGEN-TIAL NOISE. Tangential noise is defined as an equivalent peak-to-peak voltage at the input of a sampling system that will cause the same trace widening as 90% of the random noise. 5% of the dots would be expected to fall above the trace width and 5% below it. This method of stating the noise figure of a sampling system is considered to be more meaningful than the RMS value, in that it more closely approximates the actual observed trace widening.

#### **Display Sensitivity**

Fig. 2-6A shows a simplified block diagram of a bridge and amplifier combination where the gain of the amplifier just compensates for the attenuation at the sampling bridge. In Fig. 2-6B the amplifier has twice as much gain as is necessary to compensate for the low sampling efficiency. By introducing a 2:1 attenuator in the feedback path between the output of the memory amplifier and the output of the bridge, the dot response is still maintained at unity but the output of the memory amplifier is twice as much as the input signal.

#### Therefore:

**(A)** 

(1) The ratio of the feedback attenuator determines the display sensitivity of the system. Given enough samples,

the memory feedback to the bridge will always approach the signal level regardless of the forward gain of the amplifier.

- (2) The dot response is determined by the combined forward gain of the amplifier and the feedback attenuation ratio. Dot response is controlled by changing the forward gain of the amplifier, independent of the feedback ratio.
- (3) To change the display sensitivity without changing the dot response, both the forward gain of the amplifier and the feedback attenuation ratio are changed by the same factor, as shown in Fig. 2-7. This results in a change in the output of the memory amplifier amplitude, but does not change the dot response.

#### **DC Offset**

Since the sampling bridge can operate linearly over a range of +2 to -2 volts of input signal, and the system has resolution capability of 2 mV/div, it is advantageous to be able to display a small vertical "window" of the input signal. Fig. 2-7 shows the method of adding a DC voltage to the memory feedback. The error signal that is produced at sampling time is no longer referenced to ground. Instead, it is referenced to the DC offset voltage. The memory feedback voltage produced is therefore the difference between the DC offset and the input signal. The selected deflection sensitivity is then centered around the DC offset voltage instead of ground.

#### Basic Sampling Principles—Type 3S1

#### **Real-Time Sampling**

Real-time sampling is a method of operation in which the samples are taken at a constant rate from relatively low frequency signal (DC to 20 kHz approximately) and displayed at a sweep rate determined by the Time/div switch on the time-base plug-in. Thus, the samples are taken continuously rather than one sample from each cycle of the signal, and the displayed series of dots follows the actual shape of the input signal waveform.

In real-time sampling operation, the vertical signal provides the trigger to start the sweep. The display, however, is composed of samples at the free-running rate of the dualtrace driver multivibrator.

#### **Sweep Rates**

The range of sweep rates available for use in real-time sampling is from the slowest rate provided by the real-time sweep plug-in to about 0.1 ms/div. At this sweep rate, the 100 kHz sampling rate will provide about 100 samples/sweep. At faster sweep rates above 0.1 ms/div, the display dots begin to have significant horizontal dimension due to their duration in real time, and interpretation of the display becomes difficult.

The characteristics of real-time sampling, in addition to slow sweeps at full bandwidth, are reduction of random noise in the display through smoothing, and DC offset capability matched with good overload recovery.

# SECTION 3 **OPERATING INSTRUCTIONS**

#### **General Information**

This section covers the operation of the front-panel controls and connectors, installation and first-time operation of the Type 3S1.

The Type 3S1 (with a sampling sweep plug-in unit) converts any Type 561A, RM561A, 567, RM567, 564, RM564, 568 or R568 Oscilloscope into a dual-trace sampling system. The system is self contained, has internal trigger and signal delay, and normally does not require an external trigger. For real time sampling operation, the Type 3S1 can be used with all real time sweep plug-in units such as 2B67, 3B1, 3B2, 3B3, 3B4 and 3B5.

The calibrated deflection factors of 2 to 200 mV/div, together with probes and plug-on external attenuators, adapt to a wide range of input signal levels.

#### INSTALLING THE TYPE 351 IN THE OSCILLOSCOPE

The Type 3S1 is designed to drive the vertical deflection plates of the oscilloscope CRT, and therefore must be used in the left-hand compartment of the oscilloscope.

To insert the Type 3S1 into the compartment, place the latch at the bottom of the front panel in a horizontal position. Then slide the Type 3S1 completely into the compartment. Once the plug-in unit is seated, turn the aluminum knob a few turns clockwise until it is hand-tight.

#### Mating

If accurate gain measurements are required, the VERT GAIN control can be adjusted with an accurate source voltage to mate the Type 3S1 to the oscilloscope. Refer to Gain Adjustments instructions in this section.

#### FUNCTION OF FRONT PANEL CONTROLS AND CONNECTORS

Display Mode Switch	Selects one of five display modes.
CHAN A	The Channel A signal is displayed.
CHAN B	The Channel B signal is displayed.
DUAL TRACE	Alternate samples of Channel A and Channel B are presented.
A + B	The algebraic sum ( $\pm A \pm B$ as selected with the INVERT-NORM switches) of the two channels is displayed.
A VERT B HORIZ	The Channel A signal is displayed vertically and the Channel B signal is displayed horizontally for X-Y operation.

SMOOTH-NORMAL **SWITCH** (Red knob concentric with the Display Mode Switch)

Selects unity dot response in NORMAL. and 0.3 dot response in SMOOTH. NORMAL provides the correct displayed risetime for all sampling dot densities. SMOOTH reduces the effect of random noise on the display while requiring high sampling dot density for the correct displayed risetime.

POSITION CONTROLS Adjusts the vertical position of the A and B displays independently. (The B position control becomes the horizontal position control in the A VERT B HORIZ mode).

POSITION Lights (two indicator lights with indicating arrows in the center of the panel)

Indicate the position of the beam vertically. Helpful in locating the trace when it cannot be seen on the CRT face.

mV/DIV **SWITCHES**  Select calibrated deflection factor for either channel. For example, with the channel A mV/DIV switch set at 100, each major division of deflection corresponds to 100 millivolts of applied signal at the A INPUT connector when the VARIABLE control is in the CAL position.

VARIABLE CONTROLS Provides uncalibrated variable adjustment of the deflection factor between the increments of the mV/DIV switches. The variable controls can increase the sensitivity up to a factor of 2.5 or decrease the sensitivity to a factor of

DC OFFSET CONTROLS

Control the offset voltage between +1 and -1 volts. These controls are used to offset a known DC component of an applied signal so that a small portion of its amplitude may be displayed at a higher sensitivity than would be possible by use of the vertical position controls. By monitoring the voltage at the appropriate OFFSET OUTPUT jack, very accurate voltage measurements may be made by the slideback technique.

OFFSET OUT

The open-circuit voltage at these jacks is 10 times the internal DC offset voltage. The source impedance is  $10 \text{ k}\Omega$ .

A INPUT and **B INPUT** connectors

Connectors for applying the input signal to Channel A and Channel B respectively. The input impedance is 50  $\Omega$ .

 $10 \text{ k}\Omega$  jack

A OUT .2 V/DIV, The Channel A display signal is available at this connector. The open-circuit



Fig. 3-1. Front panel of the Type 351.

amplitude is 200 mV per division of deflection when the VARIABLE control is in the CAL position. The VARIABLE control changes the deflection factor to the CRT, but does not change the amplitude of the signal at the A OUT jack. Source impedance at this jack is  $10~\mathrm{k}\Omega$ . Output is not affected by the DISPLAY MODE switch.

B OUT .2 V/DIV,  $10 \text{ k}\Omega$  jack

Same as A OUT except applies to B Channel.

INVERT-NORM switch

In the NORM position, a positive input deflects the CRT beam upward.

In the INVERT position the displayed signal is inverted. When the Display Mode switch is set to A—B, algebraic addition of Channels A and B is obtained.

The INVERT-NORM switches determine the polarity of each channel before algebraic addition.

INTERNAL TRIGGER Switch Selects the source of the internal triggering signal (from either Channel A or B). The switch should be set to OFF if the sweep plug-in is externally triggered, to reduce coupling between units.

SAMPLING MODE In the TRIGGERED position (use only with sampling time-base plug-ins), the 3S1 sampling cycle is triggered by the sampling sweep plug-in.

In the FREE RUN position (use only with conventional or real time time bases), the 3S1 samples continuously at a rate of 100 kHz.

#### NOTE

The FREE RUN position permits operation with non-sampling time bases. Sampling time bases will not produce a useful display in the FREE RUN mode. Conversely, the TRIGGERED mode operates only with sampling time bases.

PROBE CONNECTORS

Provides power for active probes, and accessories.

VERT GAIN

Matches the amplifier gain to the oscilloscope CRT deflection factor.

DOT RESPONSE adjustments

Adjusts dot response to unity when SMOOTH-NORMAL switch is in the NORMAL position.

## FIRST TIME OPERATION EQUIVALENT TIME SAMPLING

For Equivalent Time Sampling Operation, use a Sampling type plug-in such as Type 3T77A or 3T2 in the right hand compartment of the oscilloscope. If you are not already familiar with the operation of the oscilloscope and sampling time base plug-in, read the First Time Operation portions of the manuals for these instruments before proceeding.

#### Single Trace

To display a signal, set the Type 3S1 front panel controls as follows:

Display Mode Switch CHAN A
A and B POSITION Midrange
A and B mV/DIV 200
A and B VARIABLE CAL

A and B DC OFFSET 5 turns from either end

A and B INVERT-NORM NORM INTERNAL TRIGGER A

SAMPLING MODE TRIGGERED

Apply the signal you wish to observe to the Type 3S1 INPUT A connector. Be sure the applied signal meets the triggering requirements of the sweep plug-in unit, is less than  $\pm 1$  volt DC, and does not exceed 2 volts peak to peak.

Free run the triggering circuit of the sweep plug-in unit. Center the trace on the graticule with the A POSITION control (and the DC OFFSET control, if necessary). Adjust the triggering controls of the sweep plug-in unit for a stable display and set the channel A mV/DIV switch for the desired amount of vertical deflection.

Now check Channel B by applying the input signal to the B INPUT connector and setting the INTERNAL TRIGGER switch to B and the Display Mode Switch to CHAN B.

Experiment with the various front-panel controls and notice the effect of each. For example, notice that the DC OFFSET control changes the vertical position of the trace, as does the POSITION control. Also the DC OFFSET control varies the voltage at the OFFSET OUT ( $\times$ 10, 10 k $\Omega$ ) monitor jack. The display may be inverted by placing the INVERT-NORM switch in the INVERT positions.

#### **Dual-Trace**

The dual-trace feature of the Type 3S1 permits observing A and B channels simultaneously. This is useful for comparing amplitude, risetime, waveshape, and time relationship of two signals. However, to obtain a stable display of both signals, the signals must be related in repetition rate. When the dual-trace feature is used, be sure to trigger from the channel with the earliest signal event. Use cables with equal delays to preserve the time relationship of the two signals.

Set the controls of the 3S1 for dual-trace operation as follows:

Display Mode Switch

A and B POSITION

A and B mV/DIV

A and B VARIABLE

DUAL-TRACE

Midrange

200

CAL

A and B DC OFFSET 5 turns from either end

A and B INVERT-NORM NORM
INTERNAL TRIGGER A or B
SAMPLING MODE TRIGGERED

For External triggering, set the INTERNAL TRIGGER switch to OFF. Be sure the external trigger signal is early enough to start the sweep so the vertical signal can be observed.

#### A + B

For A + B operation set the controls as in Dual Trace operation with these exceptions:

Display Mode Switch A + B

A and B INVERT-NORM INVERT or NORM

Selection of the INVERT OR NORM position of either A or B Channel will select the polarity of each channel before algebraic addition.

#### A VERT B HORIZ

For A VERT B HORIZ operation set the controls as in Dual Trace operation with these exceptions:

Display Mode Switch A VERT B HORIZ
A and B INVERT-NORM INVERT or NORM

A Position will control the vertical position while B Position will control the horizontal position of the trace. Selection of the INVERT or NORM switch of either channel will select the polarity of the signal on the vertical or horizontal display.

#### FIRST TIME OPERATION—REAL TIME SAMPLING

For operation of Real Time Sampling use a conventional or real time plug-in time base such as 2B67, 3B1, 3B2, 3B3, 3B4 or 3B5 in the right hand compartment of the oscilloscope. If you are not already familiar with the operation of the plug-in you are going to use, read the First Time Operation portions of the manuals before proceeding.

Set the controls of the 3S1 for Real Time Sampling operation the same as for the Equivalent Time Sampling Operation in Single Trace, Dual-Trace, and A + B Operation except:

SAMPLING MODE FREE RUN

INTERNAL TRIGGER may be selected from A or B input by the INTERNAL TRIGGER switch.

Real Time Operation does not permit the A VERT B HORIZ mode. In this position, CHAN A will be displayed vertically.

#### **Digital Readout Operation**

The Type 3S1 will provide vertical information for use with several different Tektronix Digital Readout systems, such as those including the Type 567 and 6R1A with Type 262 Programmer, or the Type 568-Type 230 system. With either digital system, a time-base plug-in, either sampling or real time is needed along with the Type 3S1. When a real time time-base plug in is used in the system, the A + B and A VERT B HORIZ modes of Type 3S1 operation cannot be used in a digital system. An operational check of digital operation can be found in Steps 18, 19 and 20 in the Performance Check, Section 7.

#### **Gain Adjustment**

The VERT GAIN control (a front-panel screwdriver adjustment) matches the gain of the Type 3S1 to the oscilloscope CRT deflection factor. The gain should be checked and adjusted each time the Type 3S1 is used with a different oscilloscope. The setting of the VERT GAIN control should also be checked occasionally during regular use of the instrument.

To check and/or adjust the Type 3S1 VERT GAIN control, proceed as follows:

- 1. Allow the equipment to warm up for at least 5 minutes.
- 2. Apply the 0.1 volt signal from the calibrator of the oscilloscope to the A INPUT connector.

#### NOTE

Early models of 560-series Oscilloscopes may not provide the signal accuracy required for this step without modification.

For a Type 561A Oscilloscope, R898 in the calibrator circuit must be a  $100~\Omega$ , 1/2 watt, 1/8 resistor. If it is not, replace it with one having this value. The 0.5 volt calibrator position will then supply 0.1 volts into 50 ohms.

For a Type RM561A oscilloscope, R898 in the calibrator circuit must be a 250  $\Omega$ ,  $\frac{1}{2}$  watt, 1% resistor. If it is not, replace it with one having this value. The 1 volt calibrator position will then supply 0.1 volts into 50 ohms.

For a Type 567 or RM567 oscilloscope, a resistor R890 should be located between the 0.5 volt calibrator jack and the junction of R887 and R888.

The resistor has a value of 100 ohms, ½ watt, 1%. If your oscilloscope does not have this resistor, install one at the point indicated (in series with the 0.5 volt calibrator jack). This jack will then provide 0.1 volts into 50 ohms.

- 3. Free-run the sweep plug-in-unit.
- 4. On the Type 3S1, set the DISPLAY MODE switch to A ONLY, the A VARIABLE control to CAL, and the A mV/DIV switch to 20. Other controls may be set to any position.
- 5. With the channel A POSITION and DC OFFSET controls, align the display with the graticule lines and check for exactly 5 major divisions of vertical deflection. If the amount of vertical deflection is not exactly 5 major divisions, adjust the VERT GAIN control.
- 6. Connect the calibrator signal to the B INPUT connector. Set the Display Mode switch to B ONLY, the Channel B VARIABLE control to CAL, and the B mV/DIV switch to 20. Other controls may be set to any position.
- 7. With the Channel B POSITION control and the DC OFFSET controls, align the display with the graticule lines and check for 5 major divisions of vertical deflection. If the amount of vertical deflection is not 5 major divisions, refer to the calibration section of this manual.

#### A OUT and B OUT jacks

The Channel A and Channel B display signals are available at the respective A OUT and B OUT jacks. The signals at these jacks are taken after the sampling process, and are therefore proportional representations of the display signal

rather than the input signals themselves. The open circuit voltage at either jack is 200 mV per division of display with the VARIABLE controls in the CAL position. The source impedance is  $10~\mathrm{k}\Omega$ . The signals are taken prior to the Display Mode switch, and are therefore not affected by the display selected by the Display Mode switch. They are only affected by the respective mV/DIV switches, DC OFFSET controls, and the SMOOTH-NORM switch. The signals are not inverted by the INVERT-NORM switches, and are not affected by the POSITION controls.

Since the actual waveform duration of the signals at the A OUT and B OUT jacks is much longer than the applied signal, the A OUT and B OUT waveforms are useful for pen recorder applications.

#### **SMOOTH-NORMAL Switch Operation**

NORMAL is used to obtain correct displayed risetime for all sampling densities. Displayed random noise can be reduced by setting the SMOOTH-NORMAL switch in the SMOOTH position at the expense of increased risetime at low sampling densities. See the discussion on dot response in Section 2.

#### Positioning the Display

When making accurate time or amplitude measurements, it is usually advantageous to align the display with the graticule markings. Vertical positioning of the display can be controlled with the appropriate POSITION or DC OFF-SET control.

The effect of the DC OFFSET control is most significant at low deflection factors. As the mV/DIV switch is set to a lower number, the display may be deflected entirely off the CRT. In this case, use the DC OFFSET control to return the display on the CRT. The POSITION control may be used for more precise positioning.

Precise pulse-height measurements can be made by measuring the voltage change at the OFFSET OUT monitor jack as the setting of the DC OFFSET control is changed from one point on the pulse (such at the baseline) to another (such as peak height).

#### Cable Considerations

If transmission lines or terminations are improper, reflections, standing waves, or undue loading on the device under test may cause signal distortion. If it is necessary to use other than the 50-ohm cables supplied, use suitable matching devices to couple between cables or inputs. Be sure to use only low-loss transmission lines and keep all connections as short as practial to minimize cable losses.

Time delay of cables varies with length and construction. Time delay is especially important when making time difference measurements between two signals, as in dual-trace or X-Y operation. In this case, each signal should travel through cables that produce equal delay to preserve the true time relationship.


#### Coupling a Signal Into the 50-Ohm Input

To observe the output signal of an instrument having a 50-ohm output impedance, connect a 50-ohm coaxial cable directly between the output of the instrument and either the A INPUT or B INPUT connector. GR Type 874 adapters are available that will mate with most common connectors. If the output of the instrument is other than 50 ohms, use a suitable matching device.

**Probes.** Special passive or active probes are available from Tektronix for use with the Type 3S1, such as P6034, P6035, and P6045. The P6040 with Type CT 1 and CT 2 Current transformers is available for current measurements.

For further information regarding coupling probes and accessories refer to the Applications Section 4.

#### **NOTES**



# SECTION 4 APPLICATIONS

#### **Voltage Measurements**

Vertical displacement of the trace on the CRT is directly proportional to the voltage at the INPUT connector of the Type 3S1. The amount of displacement for a given voltage can be selected with the mVOLTS/DIV switch. To provide sufficient deflection for best resolution, set the mVOLTS/DIV switch so the display spans a large portion of the graticule. Also, when measuring between points on a display, be sure to measure consistently from either the bottom, middle, or top of the trace. This prevents the width of the trace from affecting the measurements.

To make a voltage-difference measurement between two points on a display, proceed as follows:

- 1. Note the vertical deflection, in major graticule divisions, between the two points on the display. Make sure the VARIABLE control is in the CAL position.
- 2. Multiply the major divisions of vertical deflection by the setting of the mVOLTS/DIV switch and the attenuation factor (if any) of external attenuators or probes. The product is the voltage difference between the two points measured.

For example, suppose you measure 4.4 divisions of deflection between two points on the display and the mVOLTS/DIV switch is set at 20. Multiplying 20 millivolts/division by 4.4 divisions, the product is 88 millivolts. This is the voltage at the INPUT connector. Now assume there is a  $10\times$  external attenuator (probe) between the INPUT connector and the signal source. To determine the actual signal voltage at the source, multiply 10 (the attenuation factor of the probe) by 88 millivolts; this product (880 millivolts or 0.88 volts) is the actual voltage at the signal source.

If desired, you can measure the instantaneous (or DC) voltage to ground from the display. This measurement is accomplished in the same manner except that, with no signal applied, you must first establish a ground-reference point on the CRT. To do this, allow the sweep plug-in unit to free run and present a trace. Then, position the trace so it is exactly aligned with one of the horizontal graticule lines. The actual graticule line you select will be largely determined by the polarity and amplitude of the applied signal. After establishing the ground reference, make no further adjustments with the POSITION controls.

Apply the signal and measure the voltage in the manner previously described. Make all measurements from the established ground reference point.

If the applied signal has a relatively high DC level, the ground-reference point and the actual signal may be so far apart that neither will appear on the CRT. In this case, refer to the following discussion on "Voltage Measurements Using the DC Offset Control."

## Voltage Measurements Using the DC Offset Control

The DC offset voltage cancels the effects of an applied DC level (up to  $\pm 1$  volt) on the display. Also, accurate slide-

back amplitude measurements of the applied signal can be obtained by positioning the display at various points and measuring the amount of voltage change at the appropriate OFFSET OUT jack (left hand jack monitors Channel A, right hand jack monitors Channel B).

Source impedance for the voltage at the OFFSET OUT jacks is  $10 \, \mathrm{k}\Omega$ ; therefore, meter loading may be a factor if a low impedance meter is used. The accuracy of the DC offset voltage measurement depends on the accuracy and the loading effect of the measuring device. The following measuring devices are recommended in the order of preference, for monitoring the voltage at the OFFSET OUT jacks.

- (1) Differential, non-loading DC voltmeter with an accuracy of 0.2% or better. This type of device provides 2% accuracy of absolute offset voltage measurements. Measurements of changes in offset voltages can be made more accurately than 2%.
- (2) Vacuum-tube voltmeter with an input impedance of at least 10 megohms. Accuracy of the VTVM should be as high as practical.
- (3) Zero-center ±1 mA milliammeter with as high an accuracy as practical. The milliammeter should be connected directly between the appropriate OFFSET OUT monitor jack and ground. When using a milliammeter, 100 microamperes is equivalent to 1 volt open-circuit at the OFFSET OUT monitor jack (0.1 volt of actual offset to the signal).

To measure the voltage difference between two points on a waveform (such as peak or peak-to-peak volts), proceed as follows:

- 1. Set the appropriate DC OFFSET control to about midrange.
- 2. Apply the signal to be measured to the appropriate INPUT connector. Adjust for a stable display with about 7 divisions of vertical deflection between the two points of the signal to be measured. Make sure the VARIABLE control is in the CAL position.
- 3. With the POSITION and DC OFFSET controls, move one of the points to be measured to the center line of the graticule and measure the voltage at the appropriate OFFSET OUT monitor jack. Use one of the measuring devices mentioned previously. DO NOT MOVE THE POSITION CONTROL AFTER THIS STEP.
- 4. With the DC OFFSET control, move the display so the other point to be measured is aligned with the centerline of the graticule and again measure the voltage at the appropriate OFFSET OUT monitor jack.
- 5. Find the difference between the voltage measured in step 3 and the voltage measured in step 4, and divide by 10. The result is the voltage difference, in volts, between the two points on the waveform.

#### X-Y Phase Measurement

X-Y operation is obtained by placing the DISPLAY MODE switch in the A VERT B HORIZ position. This allows Channel A to control vertical deflection and Channel B to control horizontal deflection.

To produce a Lissajous display of two signals of the same frequency, proceed as follows:

1. Set the Type 3S1 front-panel controls as follows:

Display Mode switch A ONLY INVERT-NORM switches NORM DC OFFSET controls midrange

INTERNAL TRIGGER A or B, as desired

- 2. Apply one signal to the A INPUT connector and the other signal to the B INPUT connector through equal lengths of coaxial cable.
- 3. Set the triggering controls of the sampling sweep plugin unit for a stable display of at least one complete event.
- 4. Adjust the following Channel A controls, as required, to obtain a centered, 6-division display, mVOLTS/DIV, VARI-ABLE, DC OFFSET and POSITION.
- 5. Set the Display Mode switch to B ONLY and repeat steps 3 and 4 using the Channel B controls.
  - 6. Set the Display Mode switch to A VERT B HORIZ.
- 7. Using both Type 3S1 POSITION controls, position the display on the graticule (both vertically and horizontally) for the type of X-Y display desired.
- 8. If the input signals are sine waves which produce an ellipse, Fig. 4-1 shows a method of calculating the phase difference between the two signals. If the display appears as a diagonal straight line, the two sine waves are either in




Fig. 4-1, X-Y method of calculating phase difference  $(\Theta)$  of two sine waves.

phase or 180° out of phase. If the display is a circle, the two sine waves are 90° out of phase.

#### Time Domain Reflectometry (TDR)

When used with a TDR pulser such as the Tektronix Type 281, the Type 3S1 sampling plug-in unit can be useful in pulse analysis of transmission lines.

#### Algebraic Addition or Subtraction

The algebraic sum of the Channel A and the Channel B signals is displayed when the DISPLAY MODE switch is in the A + B position. Arithmetic addition is obtained when the two INVERT-NORM switches are in the same positions; Arithmetic subtraction is obtained when the two INVERT-NORM switches are in opposite positions. Both the A and B POSITION controls and the A and B DC OFFSET controls affect the display.

The A+B mode of operation is particularly useful for observing waveforms that are not referenced to ground. For example; the current signal across a metering resistor, or the voltage drop across a diode, etc.

The combined Channel A and Channel B signal is not sent to an associated digital unit; rather the two channels are sent to the digital unit independently, even though the Type 3S1 display is the two channels combined.

#### **Dual-Trace Applications**

The dual-trace mode of operation allows the simultaneous viewing of two time-related signals on the same time base. The dual-trace presentation makes it possible to make very accurate comparisons of time relationships between two signals. Applications include measuring delay time of delay lines and cables; storage time of transistors and diodes; input to output delay in counters, etc.

#### Pen Recorder Operation

The signals available at the A OUT and B OUT jacks provide a convenient source for driving the Y axis of a pen recorder. It is common practice to manually scan the CRT (with the sampling sweep plug-in controls) while driving the time axis of the recorder with the sweep output voltage. Another method for pen recording is to couple the scanning voltage of the recorder to the external sweep input connector of the sweep unit. Be sure the sweep voltage from the recorder agrees with the limits of the input to the sampling sweep plug-in.

The source impedance of the A OUT and B OUT jacks is  $10 \, k\Omega$ . This impedance may have to be considered in the calibration of some types of pen recorder amplifiers.

#### Input Connections

The input circuits for both the A and B channel inputs are 50 ohm transmission lines. 50 ohm coaxial cables may be used for applying input signals with minimum signal loss or distortion.

When connecting a signal to the Type 3S1, many factors must be taken into consideration including loading of the source, losses in the coaxial cables, time delay, AC or DC coupling, attenuation of large signals and matching impedances at high frequencies. This portion of the manual discusses these factors with respect to the vertical input signal.

#### **Coaxial Cables**

Signal cables that connect the vertical signal from the source to the Type 3S1 INPUT connectors should have a characteristic impedance of 50 ohms. Impedance other than 50 ohms will cause reflections that may make it difficult to interpret the display. High-quality low-loss coaxial cables should be used to ensure that all the information obtained at the source will be delivered to the Type 3S1 input. If it is necessary to use cables with characteristics impedance other than 50 ohms, suitable impedance-matching devices will aid in the transition.

The characteristic impedance, velocity of propagation and nature of signal losses in a coaxial cable are determined by the physical and electrical characteristics of the cable. Common coaxial cables, such as RG-213/U, have losses caused by energy dissipation in the dielectric proprotional to the signal frequency. Some small diameter cables (1/8 inch) lose much of the high-frequency information of a fast-tise pulse in a very few feet of interconnecting cable.

It takes only 6 feet (9 ns delay) of RG-58A/U cable to cause a 10% degradation in risetime. However, it will take about 15 feet (22.5 ns delay) of RG-213/U or 80 feet (95 ns delay) of  $\frac{7}{8}$  inch Spir-o-line to cause the same amount of change. High quality, low loss signal delays of 60 ns can be obtained by use of a Tektronix Type 113 Delay Cable.

It is important to note that the rise times of step function output signals in coaxial cables deteriorate approximately as the square of the length of the cables. A 1 foot length of RG-58/U has a risetime capability of about 8 ns; a 10 foot length has a risetime capability of about 800 ns. As the length of cable is increased by a factor of 10, the risetime capability deteriorates by a factor of approximately 100.

A coaxial cable does not respond to a fast risetime step function in exactly the same manner as an amplifier with a gaussian roll-off. Therefore, the 10% to 90% method of stating amplifier risetime capability does not apply when stating coaxial cable risetime capability. Fig. 4-2 illustrates an ideal voltage step function, the output voltage waveform expected from an amplifier with gaussian roll-off, and the output voltage waveform expected from a length of coaxial cable. The output voltage waveform from the amplifier is essentially linear between the 10% and 90% amplitude points, with "knees" at both the beginning and end of the risetime. In the case of the voltage waveform from the length of coaxial cable, the slope of the waveform constantly changes throughout the total risetime. This results in a rapid transition from zero to about the 50% point, and materially longer transition time from the 50% to 100% points.

#### Input Signal Attenuation

The maximum amplitude that should be applied to the A or B INPUT connectors of the Type 3S1 is  $\pm 2$  volts, combined DC and peak AC. (Maximum safe input overload is  $\pm 5$  volts.) If the signal amplitude (into  $50~\Omega$ ) exceeds  $\pm 2$  volts,




Fig. 4-2. Typical amplifier and coaxial cable response to an ideal step function signal.

use an attenuator probe and/or external coaxial attenuators. The attenuators used must have a flat response to about 2 GHz to avoid reducing the system performance. High-quality 50 ohm coaxial attenuators are available through your Tektronix Field Office or Representative with attenuation factors of  $10\times$ ,  $5\times$  and  $2\times$ . When the attenuators are stacked, their attenuation factors multiply; i.e., two  $10\times$  attenuators produce  $100\times$  attenuation.

#### Impedance Matching

To provide a smooth transition between devices of different characteristics impedance, each device must encounter a total impedance equal to its own characteristics impedance. Thus, when a signal is applied to the Type 3S1 A or B INPUT connector, if the source impedance of the signal is not 50 ohms, a suitable impedance-matching device must be provided. If the impedances are not matched, reflections and standing waves in the cables will result in distortion of the displayed waveform.

In many cases, insertion of a 50-ohm attenuator in the signal path will provide an approximate impedance match

#### Applications-Type 3S1

and will absorb most reflections. It should be noted, however, that the attenuation factor will not be the same as it would be if the impedances were the same on both sides.

Fig. 4-3 illustrates a simple resistive impedance-matching network that provides minimum attenuation. To match impedances with the network, the following conditions must exist:

$$\frac{(R_1+Z_2)\ R_2}{(R_1+Z_2)+R_2}$$
 must equal Z1; and R1 +  $\frac{Z_1\ R_2}{Z_1+R_2}$ 

must equal  $Z_2$ .

Therefore:

As an example, to match a 50-ohm system to a 125-ohm system:

 $Z_1 = 50$  ohms; and  $Z_2 = 125$  ohms.

Therefore:

$$R_1 = |125 (125 - 50)| = 96.8 \text{ ohms}$$
 and  $R_2 = 50 \left| \frac{125}{125 - 50} \right| = 64.6 \text{ ohms}$ 

Though the network in Fig. 4-3 provides minimum attenuation for a purely resistive impedance-matching device, the attenuation as seen from one end does not equal that seen from the other end. A signal applied from the lower impedance source  $(Z_1)$  encounters a voltage attenuation  $(A_1)$  that may be determined as follows:

Since: 
$$I_{R1} = I_{Z2}$$
;  $\frac{E_1 - E_2}{R_1} = \frac{E_2}{Z_2}$   
Therefore:  $A_1 = \frac{E_1}{E_2} = \frac{R_1}{Z_2} + 1$ ; (1 < A<sub>1</sub> < 2)

A signal applied from the higher impedance source  $(Z_2)$  will encounter a greater voltage attenuation  $(A_2)$  that may be determined similarly:

Since: 
$$I_{R_1} = I_{R_2} + I_{Z_1}$$
;  $\frac{E_2 - E_1}{R_1} = \frac{E_1}{R_2} + \frac{E_1}{Z_1}$ 


Therefore: 
$$A_2 = \frac{E_2}{E_1} = \frac{R_1}{R_2} + \frac{R_1}{Z_1} + 1$$
;  $(1 < A_2) < \frac{2Z_2}{Z_1}$ 

In the example of matching 50 ohms to 125 ohms,

$$A_1 = \frac{96.8}{125} + 1 = 1.77;$$

and 
$$A_2 = \frac{96.8}{64.6} + \frac{96.8}{50} + 1 = 4.44$$

Note that if the 50-ohm source were used for pulsing a high-impedance load,  $R_1$  would approximately equal the impedance of he load (high R) and  $R_2$  would approximately equal the 50 ohms of the pulse source. In this situation, voltage attenuation would be about 2.



To match impedances:

Voltage attenuation seen from Z, end:

$$A_1 = \frac{R_1}{Z_2} + 1;$$
  $1 < A_1 < 2$ 

Voltage attenuation seen from  $Z_2$  end:

$$A_{2} = \frac{R_{1}}{R_{2}} + \frac{R_{1}}{Z_{1}} + 1;$$

$$1 < A_{2} < 2Z_{2}/Z_{1}$$

Fig. 4-3. Simple resistive impedance-matching network providing minimum attenuation.

If a low-impedance load (< 50 ohms) were to be encountered, the 50-ohm pulse source would be the  $Z_2$  source. If the load impedance were to approach 0 ohms, the value of  $R_1$  would then approach the load impedance (low R). Voltage attenuation in this case would become quite significant:

Attenuation 
$$=\frac{2Z_2}{Z_L}=\frac{100}{Z_L}$$
 (very high)

The illustrated network can be modified to provide different attenuation ratios by adding another resistor ( $< R_1$ ) in series between  $Z_1$  and the junction of  $R_1$  and  $R_2$ .

#### **Probes**

For relatively high-impedance measurements of nanosecond signals, special passive or cathode-follower signal probes are available for use with the Type 3S1 Sampling Unit. Passive probes may also be built into or onto the circuits to be monitored, to minimize changes in loading.

Passive Probes. The Tektronix P6034 10× Probe and the P6035 100× Probe are moderate-resistance passive probes designed for use with 50-ohm systems. They are small in size, permitting measurements to be made in minaturized circuitry. Power rating is 0.5 watts up to a frequency of 500 MHz. Momentary voltage peaks up to 500 volts can be permitted at low frequencies, but voltage derating is required at higher frequencies. Characteristic data is given in the probe instruction manuals.

The P6034  $10 \times$  Probe places 500 ohms resistance and less than 0.8 pF capacitance in parallel with the signal source

at low frequencies. The probe bandwidth is DC to approximately 3.5 GHz, and risetime is 100 picoseconds or less (10% to 90%). At 1 GHz the input resistance is about 300 ohms and the capacitive reactance is about 400 ohms.

The P6035 100 $\times$  Probe places 5 k $\Omega$  resistance and less than 0.7 pF capacitance in parallel with the signal source at low frequencies. Bandwidth of the probe is DC to approximately 1.5 GHz, and risetime is 200 picoseconds or less (10% to 90%). At 1 GHz the input resistance is about 2 k $\Omega$  and the capacitive reactance is about 450 ohms.

Cathode-Follower Probes. The Tektronix P6032 Cathode-Follower Probe is a high-impedance high-frequency probe for Tektronix sampling systems. Bandwidth is DC to approximately 850 MHz, and risetime is 400 picoseconds or less. Seven attenutor heads are provided, with attenuation factors from  $10\times$  to  $1000\times$  for the combination of probe and attenuator. Input resistance is 10 megohms at DC, and the parallel capacitance ranges from 1.3 pF to 3.6 pF, depending on the attenuator head used. At 1 GHz the capacitance reactance is about 100 ohms for the  $10\times$  attenuator and  $2~\mathrm{k}\Omega$  for the  $1000\times$  attenuator.

The advantage of the cathode-follower probe is the high input resistance and low capacitive loading at moderately high frequencies. Dynamic characteristic data is given in the probe instruction manual.

**Built-In Probes.** Another satisfactory method of coupling fractional nanosecond signals from within a circuit is to design the circuit with a built-in 50-ohm output terminal. With the method, the circuit can be monitored without being distrubed. When the circuit is not being tested, a 50-ohm terminating resistor can be substituted for the test cable. If it is not convenient to build in a permanent 50-ohm test point, an external coupling circuit, which may be considered a probe, can be attached to the circuit.

Several factors must be considered when constructing such a built-in signal probe. A probe is designed to transfer energy from a source to a load, with controlled fidelity and attenuation. Both internal and external characteristics affect its operation. It must be able to carry a given energy level, be mechanically adaptable to the measured circuit, and be equally responsive to all frequencies within the limits of the system. The probe must not load the circuit significantly or the display may not present a true representation of the circuit operation. Loading may even disrupt the operation of the circuit. When it is necessary to AC-couple the probe, the capacitor should be placed between the series resistance and the probe cable to minimize differences between the input characteristics with and without the capacitor. In this 50ohm environment, stray capacitance to around has a shorter and more uniform time constant than if the capacitor were placed at the signal source where the impedance is usually higher and of unknown value.

Fig. 4-4A shows the parallel method of coupling to a circuit under rest. Resistor  $R_{\rm S}$  is connected in series with the 50-ohm input cable to the Type 3S1, placing  $R_{\rm S}+50$  ohms across the impedance in the circuit. This method usually requires the use of an amplitude correction factor. In order to avoid overloading the circuit, the total resistance of  $R_{\rm S}+50$  ohms should not be less than 5 times the impedance of the device ( $R_{\rm L}$  in parallel with  $Z_{\rm O}$ ) requiring a 20% correction.

rection. The physical position of  $R_S$  will affect the fidelity of the coupling.

Fig. 4-4B shows the series method of coupling to a circuit. Resistor  $R_{S}$  plus the 50-ohm input of the Type 3S1 replaces the impedance of the circuit under test. If  $R_{L}$  is 50 ohms, simply substitute the 50-ohm test cable with no additional series resistance. It is best to locate  $R_{S}$  in the original position of  $R_{L}$  and to ground the coaxial cable where  $R_{L}$  was grounded.




Fig. 4-4. Built-in probes for coupling to a test circuit. (A) Parallel method; (B) series method; (C) reverse-terminated parallel method.

A variation of the parallel method is the reverse-terminated network shown in Fig. 4-4C. This system may be used across any impedance up to about 200 ohms. At higher source impedances, circuit loading would require more than 20% correction. The two 100-ohm resistors across the cable input serve to reverse-terminate any small reflections due to connectors, attenuators, etc. The series capacitor, which is optional, blocks any DC component and protects the resistors.

#### Use of DC Offset

The front-panel DC OFFSET control may be used for cancelling the effect of a DC voltage (up to  $\pm 1$  volt) in the presence of a low-amplitude signal, and may be used in conjunction with the OFFSET OUT jack for making accurate DC voltage measurements of the input waveform. See information under Voltage Measurements Using the DC Offset Control earlier in this section.

In addition to providing display positioning, the DC offset for cancelling DC voltages may be used to make a particular DC level of a waveform remain stationary on the CRT screen while the mVOLTS/DIV switch is changed from one setting to another (see Fig. 4-5).




Fig. 4-5. Multiple exposure photograph showing use of DC OFFSET control for holding a particular DC level while vertical deflection factor is changed.

To adjust the DC OFFSET control for observation of a particular level of the waveform, proceed as follows:

- 1. Obtain a display of the input waveform in the usual manner.
- 2. Set the mVOLTS/DIV switch to the lowest deflection factor (highest sensitivity) to be used.
- 3. With the DC OFFSET control, move the selected level of the display to the graticule center horizontal line.
- 4. Switch the mVOLTS/DIV to the highest deflection factor to be used.
- 5. With the VERT POSITION control, center the selected level on the graticule center horizontal line again.
  - 6. Repeat steps 2 through 5 for the final adjustment.

Now leave the DC OFFSET control in this final position while making observations of the display. The selected level will stay at the same vertical position on the graticule while the mVOLTS/DIV switch is rotated between its various posi-

tions. Use only the VERT POSITION control for positioning the display vertically on the graticule.

#### Use of Smoothing

Time and amplitude noise may sometimes be objectionable when operating at minimum deflection factors or maximum sweep rates. The SMOOTH control may be used to reduce random noise, when necessary, by decreasing the gain of the sampling feedback loop. Fig. 4-6 shows the advantage of using smoothing when observing a low-amplitude signal.




Fig. 4-6. Use of SMOOTH-NORMAL switch for decreasing display noise when viewing a low-amplitude signal. Displayed waveform is a 5-mV 2-ns pulse. (A) SMOOTH-NORMAL switch at NORMAL; (B) SMOOTH-NORMAL switch at SMOOTH.

Normally the SMOOTH position of the switch will not significantly affect the risetime of the display if the dot density is sufficient. If however, the waveform shape is affected when the switch is in the smooth position, a compromise must be made between smoothing and dot density. Fig. 4-7 illus-




Fig. 4-7. Typical waveform Illustrating the use of smoothing in conjunction with a low dot density. The waveform is the same 5-mV 2-ns pulse shown in Fig. 4-6. The distortion can be removed either by increasing the dot density or by decreasing the amount of smoothing.

trates the effect produced by using smoothing when dot density is too low.

#### Selecting Display Dot Density

Selection of the dot density that will produce the best display depends on both the repetition rate of the input triggering signal, and the maximum repetition rate of the trigger circuit on the time position range being used. If the input repetition rate is low, or if the horizontal unit trigger holdoff period is long, the trace progresses very slowly across the CRT when the dot density is high. On the other hand, if the dot density is set lower than necessary, some of the display information may be unnecessarily lost between samples. In general, the best setting of the Samples/Div control in one that produces the highest dot density possible with a reasonable display repetition rate. If there are fast-rise portions on the waveform, however, it may be advantageous to set the Samples/Div control for a more dense display in order to observe the detail of the waveform.

If smoothing is used for reducing display noise, the dot density must be sufficiently high to allow the sampling circuits to follow the input signal closely. If the shape of the displayed waveform changes as the Samples/Div control is changed, the display is being modified by the combination of smoothing and low dot density. In this case, the control should be set for the best compromise between repetition rate and dot density that dose not change the display waveshape significantly from that present with a high dot density.

#### "False" Displays

Due to the nature of the sampling display, is is sometimes possible to obtain a waveform on the CRT screen that is not

a true representation of the input signal with respect to equivalent time, if the sampling rate is very close to a submultiple of the signal frequency. This type of display appears as a waveform of a much lower frequency than the input signal, and is caused by sampling at such a slow rate that the samples are taken on widely-separated portions of the signal. Each sample represents the correct amplitude at the instant of sampling, but not enough samples are taken to trace out the correct waveform.

In addition, the choice of a sweep rate that is too slow may cause a false display. The false display may be detected merely by changing the dot density; i.e., changing the Samples/Div switch on the sampling sweep plug-in from 10 to 100. If the apparent timing of the display changes, the display is false. Increase the sweep with Time/Div switch on the time-base until a change in dot density from 10 to 100 does not change the apparent timing of the display. See Fig. 4-8 for an example.

#### Single Sweep

A single-sweep presentation of the CRT display may be obtained with the sampling sweep plug-in Display Mode switch set to the Single Sweep position. This feature may be used for viewing or photographing a waveform on a slow-moving sweep or a waveform that changes shape over a relatively short period of time.

To display a single sweep of the CRT:

- 1. Set the triggering controls with the Display Mode switch in the Normal position (not single sweep).
- 2. Now set the Display Mode to Single Sweep. The sweep will be held off following the completion of the current sweep.
- 3. Press the Start (or RESET) button. The sweep is then armed and the sweep will occur immediately if the triggering information is still arriving.

#### **Real Time Sampling**

In real time sampling the Type 3S1 samples the input signal at a rate of 100 kHz. By providing a real time sweep, the Type 3S1 is useful to display signals at slower sweep rates than is provided with the equivalent time bases. At a sweep rate of 0.1 ms/div, 100 samples are provided per sweep. At slower sweep rates more samples are provided per sweep as the rate is constant at 100 kHz. Other characteristics, in addition to slow sweeps at full bandwidth, are reduction of random noise in the display through smoothing, and DC offset capabilities matched with good overload recovery. Real time displays are useful with single channels, (CHAN A or B), DUAL-TRACE, and A + B operating modes.

Real time numerical voltage measurements can be made with the Type 3S1 when used with the readout system such as Tektronix Type 567 Oscilloscope with Type 6R1A and Type 3B2 or Tektronix Type 568 with Type 262 and Type 3B2. Useful modes of operation for these measurements are; CHAN A, CHAN B, and DUAL-TRACE. For a performance check of real time operation see step 20 and 21 in Section 7.




Fig. 4-8. Typical "false" sampling display showing the means of detecting and eliminating the "false" presentation. (A) 500 MHz signal, 10 samples/div, sweep rate .1  $\mu$ s/cm. (B) 500 MHz signal, 100 samples/div, sweep rate .1  $\mu$ s/cm. (C) 500 MHz signal, 10 samples/div, sweep rate 1 ns/cm.

# SECTION 5 CIRCUIT DESCRIPTION

This section of the manual contains a block diagram analysis of the Type 3S1 followed by a detailed circuit description. The reader may find it helpful to refer to Basic Sampling Principles in Section 2 of this manual if the purpose of a particular circuit is not immediately clear.

#### **BLOCK ANALYSIS**

Since the A and B signal channels are identical, the block diagram discussion will be concerned only with the A channel. Refer to the diagrams at the rear of the manual for the overall block diagram.

The front panel A INPUT connector presents a 50 ohm impedance to applied signals. The signals should be from a 50 ohm source, or through suitable impedance matching networks if the source impedance is other than 50 ohms. The 50 ohm environment consists of the front panel connector, the trigger take-off, the delay line, the input to the blow-by correction circuit, and the lumped constant terminations at the sampling bridge. Taken as a composite network, they combine to make the input connector appear as a 50 ohm transmission line that is terminated in 50 ohms.

### A Trigger Take-off

The trigger take-off is a resistive divider network that picks off about 12% of the voltage applied to the input connector and makes it available to the trigger selector switch. The trigger selector switch is so arranged that the trigger take-off is terminated in 50 ohms regardless of whether the trigger signal is being used or not. Therefore, changing the trigger selector switch setting does not change the 50 ohm environment for the incoming signal.

#### 55 Nanosecond Delay Line

The portion of the applied signal not diverted by the trigger take-off circuit proceeds down a length of 50  $\Omega$  coaxial transmission line which has a transit time of 55 nanoseconds. The purpose of the line is to delay the arrival of the applied signal to the sampling gate. The delay permits the timing unit to get the sampling process started before the signal arrives at the sampling gate.

#### **A Sampling Gate**

The sampling gate consists of four special-purpose highspeed diodes connected in a bridge circuit that is normally back-biased and not conducting. The purpose of the sampling gate is to isolate the applied signal from the preamp input except for a very short interval of time. The effective sampling time duration when the Type 3S1 sampling gate is caused to conduct is about 350 picoseconds. The sampling efficiency of the bridge is about 15%. That is, the preamp input voltage changes by only 15% of the difference between its voltage level prior to sample time and the instantaneous value of the input signal at sample time.

#### **Blow-by Correction Circuit**

When the applied signals contain steep wave fronts, a small percentage of the high frequency energy couples through the capacitance of the bridge diodes when they are back biased and not conducting. This energy is called blowby and is generally undesirable. The blow-by correction circuit inverts the applied signal and applies some of it to the output of the sampling bridge to remove the capacitively coupled and unwanted signal.

#### **Preamplifier**

The preamplifier consists of a DC-coupled operational amplifier with a time constant in the feedback path such that the amplifier has both good DC stability and high AC gain. The output of the preamp is AC coupled to the forward-gain attenuators on the mVOLTS/DIV switch. There are three inputs to the preamplifier which are effectively summed at a common input point; (a) a DC offset voltage which is manually selected by a front-panel control, (b) a DC level from the memory amplifier which was established by the previous sample, and (c) an output from the sampling bridge when the bridge is gated into conduction by the sampling strobe pulse.

The preamplifier input voltage normally resets at the sum of two DC voltages, the DC offset voltage and the DC feedback voltage from the memory amplifier. During the 350 picoseconds when the sampling gate conducts, the preamp input voltage changes towards the instantaneous voltage of the applied signal. During the period that the sampling bridge conducts, the preamp input capacitance allows the voltage to change by only about 15% of the difference between its quiesecent value and the instantaneous signal value. During this short time, the signal source impedance is 25 ohms; thus the 12% factor (mentioned previously under A Trigger Take-off) is constant for all signals. Although 100% of the signal amplitude is never coupled into the preamp input, the AC Amplifier and Memory circuits feed back the equivalent of 100% of the applied signal to the preamp input. The small signal voltage at the preamplifier input, and the low frequency amplifier versions of it in the AC Amplifier and Memory, are referred to as the error signal. The error signal causes a DC feedback from the memory amplifier. This feedback adjusts the preamp input voltage to the exact value of the input signal at the instant the input voltage was sampled. If smoothing is used, the error signal change to the feedback from the memory amplifier is less than enough to place the preamp input to 100% of the sampled signal. Since the output from the preamp is AC coupled, only changes in input voltage are coupled to the forward gain attenuators.

#### Forward-gain Attenuators

To satisfy the operatonal requirements that must be met, the forward-gain attenuators exist in three sections. Each section can independently change the amount the error signal is amplified before it finally affects the output of the memory amplifier. The three sections are; (a) the SMOOTH-NORMAL switch, (b) the panel-mounted A DOT RESPONSE control, and (c) the forward attenuator.

With the SMOOTH-NORMAL switch in the NORMAL position, the A DOT RESPONSE control properly calibrated, and the forward attenuator in any of its positions, the amount of gain applied to the error signal will cause the output of the memory amplifier to change by an amount that reduces the input error signal to zero as the result of only one sample. This means the memory amplifier must change by an amount to overcome the attenuation of the feedback attenuator, and still change the DC voltage fed back to the preamp input by about 6.7 times the amount of the original sampled error. This change is needed to compensate for the 15% sampling efficiency. This condition is known as unity dot response, and exists when the forward gain of the error signal amplifiers is sufficient to reduce the input error signal to zero after a single sample. (Unity dot response is required of the Type 3S1 when using random sampling with the Type 3T2 Random Sampling Sweep unit.)

#### **SMOOTH-NORMAL Switch**

The SMOOTH-NORMAL switch is a front-panel operational control which selects unity dot response in the NORMAL position, or reduces the forward gain applied to the error signal by a factor of 3 in the SMOOTH position. The purpose of the SMOOTH mode is to reduce the effect of random noise on the display with the possible compromise of slowing the displayed risetime. If the dot density is high compared to the applied risetime, the compromise is not severe. See the Type 3S1 Basic Principles Section 2 for a more complete discussion of the effects of smoothing on displayed risetime

#### A DOT RESPONSE Control

The A DOT RESPONSE control is a front-panel screwdriver adjustment which affects the forward gain applied to the error signal. Its purpose is to provide a readily accessible compensation for minor dot response changes due to temperature, amplitude and time.

#### Forward Attenuator

The forward attenuator is mechanically ganged to the feedback attenuator. The two have the same attenuation ratios, and work inversely to each other so that the loop gain remains the same for all deflection factors chosen with the mVOLTS/DIV control.

#### **AC** Amplifier

The AC amplifier is an AC coupled operational amplifier with low impedance emitter-follower output. It provides part of the overall forward gain for the error signal and drives the memory gate and memory amplifier.

#### **Memory Gate**

The memory gate is a pulse driven diode gate that connects the output of the AC amplifier to the input of the memory amplifier while the memory gate pulse is present. At all other times it holds the input to the memory amplifier open. The memory gate starts conducting at the same time the sampling gate conducts, and continues for approximately 0.3  $\mu$ s. The 0.3  $\mu$ s conduction time allows the low frequency, AC coupled error signal to fully change the memory output voltage each sample. The non-conducting memory gate prevents the memory output voltage from drifting between samples.

#### **Memory Amplifier**

The memory amplifier is a high input impedance integrating operational amplifier. It stores DC equivalent of the error signal in a low-leakage capacitor and holds the memory output voltage constant betwen samples. It is a zero-order hold memory; that is, after a correction is stored it holds the level constant. It does not return to zero, nor does it anticipate the next correction. The output is a low-impedance emitter follower which drives the feedback attenuator, the panel mounted A OUT jack, the inverter and the INVERT-NORM selector switch.

#### Feedback Attenuator

The feedback attenuator establishes the ratio between the memory amplifier output and the feedback voltage applied to the sampling bridge output. It determines the deflection factor. The feedback attenuator is mechanically ganged with the forward attenuator. They have the same attenuation ratios and work inversely to each other so that the loop gain remains constant for all deflection factor settings. The feedback attenuator is part of the front-panel mVOLTS/DIV switch. The voltage output of the feedback attenuator is applied to the preamp input, and is the voltage against which the next sample will be compared. Any new voltage difference generates a new error signal.

#### DC Offset Circuit

The DC offset circuit is a manually variable low impedance stable DC power supply. Its range is from +10 to -10 volts DC referenced to chassis ground. 1/10 of the DC offset voltage is added to the feedback extension or vertical "windowing" of the applied signal and permits examination of small voltage segments of an input signal from +1 to -1 volt. The full DC offset voltage (ten times the offset of the signal) is available for monitoring at a front panel jack, allowing quantitative voltage measurements by the slideback technique.

#### **Avalanche Circuit**

The avalanche circuit consists of an avalanche transistor and its associated circuitry. It produces a fast-rise negative-going pulse which serves as the common coordinating signal for various pulses within the Type 3S1 sampling unit. In the TRIGGERED mode the avalanche circuit is driven by the timing unit and in turn drives the snap-off diode, the memory gate driver, and the dual-trace driver.

**5-2** ®

In the FREE RUN mode, the avalanche circuit is driven by the free running dual-trace driver.

#### **Snap-off Circuit**

The snap-off circuit consists of a snap-off diode together with its environment and shorted pulse clipping lines. The snap-off circuit is driven by the steep wave front from the avalanche circuit. The snap-off diode generates a very fast rise pulse that is cancelled after 350 picoseconds by the shorted pulse clipping lines. This 350 picosecond pulse is the interrogate strobe that gates both channel sampling bridges into conduction.

#### **Memory Gate Driver**

The memory gate driver is an overdriven common-emitter amplifier. The memory gate driver is driven by an AC coupled pulse from the avalanche circuit. It shapes a  $0.3~\mu s$  pulse and drives both channel memory gates. The memory gate driver causes the memory gates to conduct at sampling time and holds them in conduction for about  $0.3~\mu s$ .

#### **Dual-Trace Driver**

The dual-trace driver is an AC-coupled multivibrator that is astable for the FREE RUN Sampling Mode, and monostable for the TRIGGERED Sampling Mode. One side of the multi has a lumped constant tank circuit connected as a Colpitts oscillator.

In the triggered mode, the tank circuit is shorted and the multi is monostable and operates only on a trigger from the avalanche circuit. The output of the dual-trace driver triggers the dual-trace multi in the dual-trace mode of operation and blanks the CRT during sampling time (typically 2  $\mu$ s). As an example, at the maximum sampling rate of 100 kHz, or 10  $\mu$ s between samples, the CRT is unblanked for approximately 8  $\mu$ s to display the sample.

In the free run mode, the tank circuit is not shorted and the multi oscillates at a 100 kHz rate after the fashion of a Colpitts oscillator, triggering the avalanche circuit in addition to its other outputs.

#### Inverter

The inverter is a DC-coupled unity gain operational amplifier. Its output is 180° out of phase with its input, with ground as the crossover point. The input to the inverter is driven by the memory amplifier output. Both polarities of the display signal are available at the INVERT-NORM switch so the operator can display the signal normally (up deflection for positive-going slopes) or inverted (up deflection for negative-going slopes). The switch does not affect the polarity of the vertical signal output at the A OUT jack.

#### A Channel Amplifier

The A Channel Amplifier is a DC-coupled operational amplifier. Its purpose is to amplify the memory output signal and to add display positioning by the front panel A POSITION control. The input signal has the polarity selected by the INVERT-NORM switch. The output of the A channel

amplifier drives a common-base stage at the output Amplifier input. It also makes the A channel signal available to the trigger selector switch for use by real-time timing units. The A channel amplifier makes an output available at a rearmounted connector for use by auxiliary digital equipment such as Tektronix Type 6R1A or Type 230 (1 V/div).

#### **Dual-Trace**

The dual-trace circuit includes a bistable multivibrator which is controlled by the Display Mode switch. In the dual-trace mode it is triggered by the dual-trace driver at each sample time. The output of the dual-trace multivibrator controls the channel selecting diodes in the collector circuits of the two input common-base amplifiers, and determines whether the A channel, the B channel, or both are displayed vertically.

#### **Output Amplifier**

The output amplifier is a single-input push-pull output stage using two operational amplifiers. It receives a single-ended input from the channel selecting diodes in the collector circuits of the common base amplifiers. The input to the output amplifier is either the A channel, the B channel or both, depending on the dual-trace multi. The output is push-pull, and drives the CRT vertical deflection plates and the position lamp driver circuit.

#### **Position Lamp Driver**

The position lamp driver circuit is a push-pull emitter coupled pair that share a constant-current emitter source. Each transistor base is driven from its respective vertical deflection plate lead. The transistor with the most positive base conducts all of the common emitter current and turns on the beam position lamp in its collector. The purpose of the beam position indicators is to help locate the trace when it cannot be seen on the CRT face.

#### CIRCUIT DESCRIPTION

#### 50-ohm Input Environment

The front A INPUT connector presents a 50 ohm load to all input signals. The 50 ohm input environment consists of a trigger take-off circuit, a 55 ns signal delay transmission line, and several terminating lumped constants at the sampling bridge. The various series/parallel RC and LR combinations all combine to make the input connector impedance 50 ohms for all frequencies.

The trigger take-off circuit (Diagram 2) consists of R100 and R101, the cable connecting the trigger take-off assembly to the INTERNAL TRIGGER selector switch (SW110A), and the 50 ohm termination at the trigger selector switch. The circuit is a resistive divider which applies about 12% of the signal voltage to the timing unit for internal triggering. When Channel B input provides the triggering signal to the timing unit, the trigger selector switch connects 50  $\Omega$  (R103 and R104) to the end of the Channel A interconnecting cable to keep the A INPUT impedance at 50  $\Omega$ . The trigger pick-

#### Circuit Description—Type 3S1

off network thus remains the same impedance whether the trigger signal is used or not.

Paralleling the delay line input with R101 causes an equivalent input impedance of 43.24 ohms. R100 raises the input impedance back up to 50 ohms.

#### **Delay Line**

The delay line is a length of 50 ohm coaxial transmission line with a signal propagation time of 55 nanoseconds. Its purpose is to delay the arrival of the applied signal at the sampling bridge long enough for the timing unit to trigger and start the ramps. The delay line has some high frequency distortion, called "dribble-up". The term "dribble-up" refers to medium high-frequency distortion of a step signal, caused by the normal energy losses of a transmission line. See Fig. 4-2C for an example of "dribble-up". This distortion is compensated by the lumped constant terminating network.

The DC and low-frequency 50-ohm termination for the delay line is made up of R115, R118, R119, the DC resistance of LR118 and LR119, R125 and R124. LR118 and LR119, R115, R116, C115, and C116 compensate for the delay line high frequency distortion. Time constants of these compensating elements combine to produce an impedance of 50 ohms independent of frequency.

#### **Blow-by Correction**

Input signal which is capacitively coupled to the preamplifier grid and the strobe-corners of the sampling bridge (those corners receiving the sampling strobe pulses) cause a distortion in the displayed waveform. This unwanted signal, called blow-by, is coupled primarily through the junction and mounting capacitance of the four sampling bridge diodes, at a time when the diodes are not conducting. However, since the memory gate passes signal for a much longer time than the sampling bridge (300 ns versus 0.35 ns) this blow-by signal is recognized by the memory and displayed on the CRT. Uncompensated blow-by can affect the display by several per cent.

The blow-by compensation circuit removes the blow-by signal, and at the same time uses some of it to compensate for losses in the delay line.

The input signal is attenuated by R124 and R125 to minimize input loading, and then is inverted by Q121. This inverted signal, in different amplitudes, is applied to the strobe corners through C133 and to the preamplifier input through C130. The correction signal applied through C133 is slowed by the 0.5  $\mu$ s time constant of R122, R132, and C132 in order to allow a small amount of blow-by to remain at the strobe corners for a short time. This has the effect of compensating for some of the losses in the delay line. Some of this strobe-corner blow-by reaches the preamplifier input but is removed by a similarly shaped correction signal through C131.

Blow-by from input signals with transition times greater than 1  $\mu$ s is not noticeable; consequently the low-frequency gain of the blow-by correction amplifier is not important. Capacitors C120 and C128 allow the inversion of 1  $\mu$ s signals without attenuation.

#### Sampling Bridge

The sampling bridge consists of D137A, B, C, and D. Its purpose is to connect the incoming signal to the preamp. Connection occurs at the time the diodes are forward biased by the gate generator ouput pulse from T139. The gate generator pulse arrives as a single-ended pulse signal at J139. T139 converts the pulse into two equal amplitude push-pull pulses. If the pulses that cause the sampling bridge to conduct were not of equal amplitude, they would produce an offset DC error at the memory output. The sampling diodes are normally back biased by the A Bridge volts from the network consisting of R190 through R199, C190 and C194. During sampling time, the strobe pulses from T139 forward bias the diodes, and current flows from the signal to the gate of Q151 (the preamp input) or vice versa, depending on the polarities involved. Q151 gate voltage changes by about 15% of the difference between it and the incoming signal during the bridge conduction time. (The AC Amplifier and Memory circuits change Q151 gate voltage to equal the sampled signal amplitude before the next sample is taken.)

#### **DC Offset**

The DC Offset supply consists primarily of Q170, Q173 and R178. The supply is a unity gain operational negative feedback amplifier with equal input and output voltages. The input impedance is high and its output impedance is less than one ohm.

Q173 base-emitter junction can be thought of as a comparator with one input from the DC OFFSET control and the other input from Q170 collector. Most of the current in R175 passes to Q170 collector through D175, with about 1 mA going through Q173 and R173. Should the voltage at the emitter of Q173 change, Q173 collector voltage will move in a direction to restore it to its original value. This regulator (feedback) action assures that the supply output voltage remains fixed in relation to Q173 input base voltage.

D175 provides temperature compensation so the supply output voltage remains stable with changes in temperature. As the temperature increases, the voltage drops across both D175 and the base-emitter junction of Q173 are reduced. Without D175, this junction voltage reduction would appear in the offset voltage. With D175, the temperature signal is canceled so the output voltage remains unchanged.

The DC Offset supply output voltage appears (attenuated about  $10\times$  by R188, R187 and other impedances to ground in parallel with R187) at the preamplifier input in the manner of a DC signal. Since the offset DC causes the next sample to have a greater than normal potential difference between the  $50\,\Omega$  termination and Q151 gate lead, the sampled AC pulse is greater than normal. The greater than normal pulse causes a large AC Amplifier and Memory signal, which then returns from the memory output to cancel the DC Offset voltage at Q151 gate lead. The net result is a shift in memorized signal voltage at the memory output rather than a permanent change at the preamplifier input.

#### Feedback Attenuator

The feedback attenuator consists of R183, R185, R186A through F, R187, and R188. The purpose is to allow the memory feedback signal to Q151 gate to be changed so that

the display amplitude will be changed for a given input signal. If the feedback is attenuated, the memory output will be greater than before, in order to change Q151 input by 100% of the sampled signal amplitude. This causes a change in the input deflection factor.

The forward gain attenuator is ganged with the feedback attenuator so the total loop gain does not change when the input deflection factor is changed.

#### **Preamplifier**

The preamplifier consists of Q151, Q156, and Q158, which amplify the error signal resulting from the sampling process and drive the forward gain attenuator.

Q151, a field-effect transistor, is connected as a source-follower for low input capacitance. Signal currents in Q151 drain drive Q156 base resulting in voltage inversion and amplification at the Q156 collector. Negative feedback through R154 to Q151 source determines the overall gain. The feedback permits high amplification of fast signals due to the ratio of R154 and R152. The charging of C152 limits the low frequency response, resulting in a bandpass amplifier. The output response to the input sample is an inpulse of about 300 ns duration. DC gain is essentially unity, as set by

R154, R150, and R151, which limits the output voltage swing to equal the DC memory feedback. Low output impedance to positive excursions is provided to Q156 through R155 and C161. Low output impedance to negative excursions is provided by Q158 in the following manner: under quiescent conditions, about 90 millivolts exists across R155 because of Q156 collector current. C161 is then charged to the base-emitter junction voltage drop of Q158 plus the 90 millivolts. A negative input to the preamplifier reduces Q156 current. Q156 collector current reduction is replaced by Q158 base current to keep the 90 millivolts across R155 constant. This results in Q158 conducting more heavily and pulling the output negative.

#### Forward Gain Attenuator

The forward loop gain attenuator consists of the NORMAL-SMOOTH switch, the DOT RESPONSE potentiometer, and the mVOLTS/DIV attenuator switch.

The purpose of the NORMAL-SMOOTH switch is as follows: in the NORMAL position, the loop gain is sufficient to amplify the 15% sample and feed back a level to the preamp grid that equals the voltage to the input to the sampling bridge. In the SMOOTH position, the forward loop gain is




Fig. 5-1. AC Amplifier circuit, showing typical quiecent voltages and currents.

#### Circuit Description—Type 3S1

reduced by a factor of 3.3 so that several samples are required to bring the feedback voltage up to the input signal at the front of the bridge. Random noise reduction is thus accomplished. If the dot density is high, the waveform will not suffer risetime degradation.

The DOT RESPONSE potentiometer allows for adjustment of the loop gain so that the voltage feedback to the preamp input with one sample (with the SMOOTH-NORMAL switch in the NORMAL position will just equal the signal at the input to the sampling bridge.

The mVOLTS/DIV attenuator switch changes the forward gain of the loop inversely as the feedback is changed so the dot response will remain the same on all deflection factor settings.

To establish a fixed time constant between C162 and the attenuator resistors, the input to the attenuator is always about 1 k $\Omega$ .

# **AC** Amplifier

The AC Amplifier consists of Q201, Q209, Q228 and their associated components. (See Fig. 5-1 and Diagram 3.) Its purpose is to charge the output capacitor, C230, inversely proportional to the input signal applied to R169. The configuration is a DC-coupled phase-inverting operational amplifier with an AC voltage gain of approximately 45. The DC voltage gain is intentionally attenuated.

R202 conducts 4.5 mA from the -12.2 volt supply to ground through D202. This places the emitter of Q201 at a junction voltage drop below ground, (-0.6 volt). In the quiescent condition, with no input signal current through R169, the base of Q201 is at 0 volts. A 0.53 mA current path exists from the -100 volt supply through R204, through the series-parallel combination of R206, R212, R207 and R213, through Q209 and through R209 to the +12.2 volt supply. The voltages that result from this current place the base of Q201 at 0 volts and the emitter of Q209 at +7.5 volts (the series-parallel combination is about 13 k $\Omega$ ). R201 provides 2.1 mA from the +125 volt supply to be divided between base current for Q209 and collector current for Q201. Excessive base current in Q209 will cause its emitter to pull up about the +7.5 volt level and will provide forward base current to Q201 through the feedback divider. This forward base current in Q201 will result in collector current that diverts some of the base current from Q209. The action of the DC feedback loop is to divide the 2.1 mA of current supplied by R201 between base current for Q209 and collector current for Q201 so that the emitter of Q209 is at +7.5 volts and the base of Q201 is at ground.

About 1 mA of current between the -100 volt supply through R217, D216, R215, D214, Q209, and R209 to the +12.2 volts supply establishes the voltage levels of +6.3 volts for the base of Q228, and +7.5 volts for the base of Q221. Allowing about 0.6 volt each for the base-emitter voltage drops of Q228 and Q221, this places the junction of R223 and R225 at 6.9 volts. The current (through the complementary output emitter followers) is 0.3 mA between ground in R228, Q228, R225, R223, Q221, and R221 to the +12.2 volt supply.

A positive-going signal at the input to R169 provides base current to Q201. Since the current supplied by R201 is nearly constant, the increase in collector current in Q201

diverts some base current from Q209 causing its emitter to drop below its quiescent level of +5.6 volts. The drop in emitter voltage of Q209 reduces the current in the feedback resistors, R206 and R212, allowing some of the  $0.53 \, \text{mA}$  from R204 to be available to cancel the input current from R169.

In the case of a negative going signal applied to R169, the signal current reduces conduction in Q201, making available more base current for Q209. The increase in base current in Q209 causes its emitter to pull up and increase the current through the feedback resistors, R206 and R212. Since the 0.53 mA from R204 is constant, the increased current through the feedback resistors cancels the negative-going signal current in R169.

Because of the action described, up to the gain capabilities of the amplifier, the emitter of Q209 will cause the current in the feedback resistors, R206 and R212, to change by an amount equal and opposite to input current provided by R169. Since the series combination of R206 and R212 (with R212 centered) is approximately 45 k $\Omega$ , and the input resistor R169 is 1 k $\Omega$ , the voltage swing at the emitter of Q209 will be 45 times greater than the input voltage to R169.

When the emitter of Q209 goes in a positive direction, forward base current is supplied to Q221. Q221 acts as an emitter follower and charges C230 through the low impedance path of R223.

When the emitter of Q209 goes in a negative direction, current through R217 provides forward base current for Q228. Q228 acts as an emitter follower to discharge C230 through the low impedance path of R225.

R202, C202, and D202 constitute a low impedance voltage reference point for the emitter of Q201. The 4.3 mA supplied by R202 is divided between emitter current for Q201 and forward bias for D202. The emitter current for Q201 is constant at about 2.1 mA; therefore the range of conduction for D202 is 2.2 mA. Its dynamic impedance for this current is about  $10\,\Omega$ . C202 together with the dynamic impedance of D202 provides a by-pass time constant of about  $10\,\mu$ s for the emitter of Q201 to increase the high frequency gain of Q201. The voltage drop across D202 changes with temperature in the same manner as the base-emitter voltage drop of Q201, thus effectively referencing the base of Q201 to 0 volts over a wide range of operating temperatures.

The series-parallel combination of R206, R212, R207, and R213 is about 13  $k\Omega$  (depending on the setting of the LOOP GAIN control) and consititutes the DC feedback resistance for the operational amplifier. R207 and R213 are effectively by-passed by C207 for frequencies above about 1 kHz. Therefore the AC feedback resistors are R206 and R212, about 45  $k\Omega$  (again, depending on the setting of the LOOP GAIN control).

D210 and R210 make up a protective clamp circuit to limit the positive excursion of the base of Q209 to not more than +12.8 volts if a large negative signal cuts off Q201, or if Q201 fails or is removed from its socket. During normal operation D210 is reverse biased and does not contribute to the function of the circuit.

D214 and D216 have temperature coefficients similar to the base-emitter voltage drops of Q221 and Q228. They serve to compensate for bias changes to Q221 and Q228 over a wide range of operating temperatures.

5-6

R221 and C221 make up a decoupling network to provide AC isolation between the complementary emitter follower pair and the  $\pm 12.2$  volt supply. R228 prevents oscillations by Q228.

The LOOP GAIN adjustment, R212, changes the feedback resistance and therefore the voltage gain of the amplifier. The proper adjustment of R212 is covered in the calibration procedure.

# **Memory Gate**

The Memory Gate circuit is a pulse-driven diode gate that transfers a charge from C230 to the memory capacitor, C276. The charge that is transferred is supplied by the AC Amplifier circuitry (see Fig. 5-2).

The Memory Gate Driver provides the pulse that operates the memory gate. Quiescent circuit conditions are such that the gate diodes are back biased 5 volts by a floating Zener diode. 3 mA of current path from the —12.2 volt supply; the current divides so that 1 mA is in R233 and R232, and 2 mA in the Zener diode, D231; R231 conducts the 3 mA to the +12.2 volt supply. The voltage levels that result from this current set the top of the Zener diode at +2.5 volts and the bottom at —2.5 volts. The 5-volt drop across D231 is applied through the windings of T235 as back bias to D236, D237, D238, and D239. The junction of D237 and D239 is a high impedance point which is held at 0 volts by the Memory Operational Amplifier.

The memory gating pulse to T235 primary starts coincident with the strobe pulse to the sampling bridge and lasts for approximately  $0.3~\mu s$ . The two secondary windings forward bias D236, D237, D238, and D239. The polarity of the secondaries is oriented to apply a positive voltage to the anode of D238 and a negative voltage to the cathode of D236. The four conducting diodes connect C230 to the memory amplifier input. Any AC amplifier signal current into C230 is now coupled directly to the memory amplifier input.

After the memory gate pulse terminates, the voltage drop across D231 again back biases D236, D237, D238, and D239. When the AC Amplifier returns to its normal level, C230 charges (or discharges as the case may be) back to its quiescent level through a time constant of approximately 0.7  $\mu$ s formed by C230, R231, R232, R233, and R234.

D232 and D233 are clamps to prevent the memory gate diodes from being forward biased by the AC amplifier output itself. Such an output, which arrives after the memory gating pulse has ended, can be caused by the memory feedback exciting the preamplifier and AC amplifier. In normal operation they are back biased and do not contribute to the operation of the circuit.

R236, R238, and D234 are shunt damping loads to T235 to minimize inductive ringing when the memory gate driver pulse terminates. D236 and D238 are fast turn-off diodes to stop the current immediately at the end of the memory gate. D237 and D239 are low leakage diodes to prevent the gate circuit from changing the charge on C276 (in the memory amplifier feedback loop) when sampling at low repetition rates.




Fig. 5-2. Quiescent conditions, Memory Gate circuit.




Fig. 5-3. Quiescent conditions and current paths, Memory Amplifier.

# Memory Amplifier

The purpose of the memory amplifier is to store the amplified error signal until the next sample, provide an output through the feedback attenuator to the sampling bridge as a comparison level for the next sample, and provide a vertical display level to the vertical signal output and to the vertical channel of the oscilloscope (see Fig. 5-3).

The memory amplifier consists of Q243, Q252, Q261, Q266, and their associated components. It is an unusually high input impedance, low output impedance, integrating

operational amplifier. The proper operation of the memory amplifier depends on the isolation at the feedback capacitor, C276; no charge or discharge path is provided other than through the memory gate, and then only when the memory gate is turned on by a pulse from the memory gate driver. D276 and D277 are low leakage diodes, the output from the memory gate is through two low leakage diodes, and the input to the memory amplifier is an insulated gate field effect transistor (Q243) with a very high input impedance. Therefore, C276 can be considered as a voltage source during the time interval between samples.

The input is to the gate of one of a pair of source-coupled FETs, Q243. The output of the FET pair is amplifier by the transistor amplifier, Q252. The output section is a complementary pair of emitter followers, Q261 and Q266. Feedback around the integrating operational amplifier is a 160 pF capacitor, C276.

With no charge on C276, and no input, the quiescent condition of the memory amplifier is as follows:

2 mA in R243 is about equally divided between the sources of the FET pair Q243. The division is approximately equal with about 1 mA of drain current for each half of Q243. The drain load resistor, R244, conducts a constant 1 mA to the  $\pm$ 125-volt supply. The drain of Q243B is held within about .5 volts of the  $\pm$ 12.2 volt supply by forward conduction of either the base-emitter junction of Q252 of the protective diode, D252.

R245, R246, R247, R248, and R249 make up a 1 mA divider between the -12.2 volt supply and the +12.2 volt supply. The Smoothing Balance control, R247, has a voltage drop of 0.5 volts centered around ground. The gate voltage for Q243B is between +0.25 and -0.25 volt depending on the setting of the Smoothing Balance control.

R257 supplies 2 mA from the —100 volt supply through D256, D255, D254, and Q252 to the +12.2 volt supply. The resulting voltage levels place the base of Q266 at about —0.85 volts and the base of Q261 at about +0.85 volts. The complementary emitter follower pair, Q266 and Q261 conducts about 2 mA from the —12.2 volt supply to the +12.2 volt supply through R267, R265, R263, and R261. Equal conduction of Q261 and Q266 places the junction of R263 and R265 at 0 volts.

The divider formed by R271, R272, R274, and R275 conducts about 0.9 mA from the -100 volt supply to the +125 volt supply, placing about a 9 volt charge each on C272 and C274.

During memory gate pulse time, the output from the AC Amplifier is connected to the input gate of Q243. An input voltage other than ground changes the conduction of Q243A Since the two halves of Q243 share a total of 2 mA from the constant current long-tail resistor R243, a change in conduction of the left hand half of the FET pair results in an equal and opposite change in conduction of the right hand half. Drain current from Q243B divides between forward base current for Q252 and current through R244 to the +125 volt supply. The current through R244 is a constant 1 mA, therefore any change in drain current from Q243B is a change in forward base current for Q252.

An increase in the collector current of Q252 will provide forward base current for Q261, charging C276 in a positive direction through the low impedance path of R263 and Q261 to the +12.2 volt supply. A decrease in the collector current of Q252 will divert part of the constant 2 mA from R257 into the base of Q266, charging C276 in a negative direction through the low impedance path of R265 and R266 to the -12.2 volt supply. The overall action of the Memory Amplifiers is to apply any input current (positive or negative) as a charge on C276, and hold the gate of the input FET very close to 0 volts.

R241 and C241 comprise a decoupling network to provide AC isolation between the input FET and the +12.2 volt supply. D243 is a protective clamp to prevent the drain of

Q243B from going more positive than +12.2 volts. It prevents excessive reverse bias on Q252 in case Q243 is cut off or is removed from its socket. D252 is normally reverse biased and has no function during normal operation. R251, R253, and C253 are damping components to inhibit Q252 from high frequency oscillation.

D254 and D256 have junction drop temperature coefficients similar to the temperature coefficients of the base-emitter junctions of Q261 and Q266. The diodes minimize the effects of bias changes on Q261 and Q266 over a wide range of operating temperatures. R261, C261, R267, and C267 are decoupling networks that provide AC isolation between the complementary emitter follower pair (Q261 and Q266) and the 12.2 volt power supplies. D276 and D277 are protective clamps to limit the charge on C276 to about ±9 volts. They are normally back biased and have very low leakage in the back direction. In the absence of excessive charge on C276 they do not contribute to the operation of the circuit. C272 and C274 provide a short time-constant discharge path for C276 if its charge exceeds the limits established by D276 or D277.

The Smoothing Balance control sets the DC level of the common sources of the FET pair, thereby establishing the zero signal level for the input. Its function is to compensate for DC trace shift when the smoothing selector switch is changed from SMOOTH to NORMAL.

The use of a source-coupled FET such as Q243 minimizes the effect of drain current changes due to changes in operating temperature.

Both positive and negative AC Amplifier outputs produce a current which divides almost equally through both secondary windings of T235. This current reinforces the memory gate drive current in one pair of diodes and subtracts from it in the other pair of diodes, but does not turn either pair of diodes off. This current lasts for the duration of the memory gate, and charges C276 proportional to the charge removed from C230. Since C276 is 1/6 the value of C230, the voltage charge placed on C276 will be 6 times greater than the charge removed from C230. This results in an effective voltage gain of approximately 6.

#### Inverter

The purpose of the inverter stage is to provide an inverted vertical display signal. The input to the stage is the level established by the Memory Amplifier. The output is to one side of the INVERT-NORM switch.

The Inverter is a DC coupled operational amplifier with a gain of one, with an adjustment to set the output level equal to zero when the input is zero. The input signal is applied to R280, and causes an error signal at the base of Q283. The error signal is amplified by Q283 and is applied to the feedback resistor R288 through the emitter follower Q288. Since the feedback resistor R288 is the same value as the input resistor R280, the signal at the emitter of Q288 is equal in amplitude to the input signal and opposite in polarity. The quiescent conditions of the INVERTER with the INVERTER ZERO adjustment R283 set for zero output with zero input voltage are as follows; 0.84 mA from the -100 volt supply less the current in R282 set by R283, divides equally betwen R280 and R288.




Fig. 5-4. Voltages and current paths under quiescent conditions, Inverter circuit.

About 0.38 mA current path is back to the low impedance output of the Memory Amplifier through R280, and about 0.38 mA current path is through R288 and R287 to the +100 volt supply. These currents establish the base of Q283 at -11.6 volts. Q283 conducts about 1 mA through R284 to the +125 volt supply, setting its collector at 0 or slightly negative. Q288 conducts about 6 mA from the -12.2 volts supply through R287 to the +100 volt supply, holding its emitter down to 0 volts.

When a positive-going voltage is applied to the ir.put end of R280, the increase in current in R280 provides an increase in base current for Q283. The resulting increase in collector current in Q283 increases the base current to Q288. Since R287 is longtailed to the +100 volt supply, the increase in emitter current in Q288 substracts from the current through R288 by an amount very nearly equal to the original signal current in R280. A negative going signal applied to R280 will reduce the base current in Q283.

The reduction in collector current of Q283 will reduce the base current in Q288. The reduction in emitter current from Q288 adds to the current in R288 by an amount equal to the reduction in current in R280. The action of the operational amplifier is to hold the total current in R280 and R288 equal to the current in R282 and R281. Any increase or decrease in current in R280 is accomplished by an equal and opposite change in current flow in R288 within the gain limitations of the amplifier. Since R280 and R288 are equal in value, this action produces a waveform at the emitter of Q288 which is equal in amplitude but opposite in polarity to the signal applied to R280. R286 and D286 make up a protective clamp which prevents destructive back bias to Q288 if Q283 fails to conduct for any reason.

R283 adjusts the DC level of the output. It is used to set the output level to zero when the memory output is zero so that switching from NORM to INVERT will not cause a trace shift.




Fig. 5-5. A Channel Amplifier showing typical quiescent voltages and current with 0 volts input, +10 volts out with A POSITION control centered.

# A Channel Amplifier

The Channel Amplifiers amplify the display channel signal independent of the feedback loop and add positioning voltage.

The circuit is a DC coupled operational amplifier with three current-summing inputs. The output swing is limited at ground and  $\pm 19$  volts. The input current summing point is referenced to one junction drop above ground.

The three current summing inputs are, (1) the A POSITION control, (2) the signal from the Memory Amplifier, and (3) a low level setting bias current from the —100 volt supply.

With no input signal from the Memory Amplifier, the center voltage from the POSITION control and the bias current from the -100 volt supply will set the output level of the operational amplifier at about the middle of its permissible swing (about +10 volts). The gain from the signal input to the output is determined by the ratio of the input resistance to the feedback resistor. The input resistance can vary from a minimum of  $2\,k\Omega$  to a maximum of  $14\,k\Omega$  with a nominal value of  $8\,k\Omega$  when the A Digital Gain control is at center value and the VARIABLE is in the CAL position. This gives the stage a nominal signal gain of about 12 with adjustment to vary it between the limits of 1.2 and 8. The Position control can swing the output level (with zero signal in) from +4 volts to +16 volts.

The operation of the B channel amplifier is the same as described for the A channel amplifier.

# **Dual Trace Multivibrator**

The purpose of the dual channel multivibrator is to select either Channel A or Channel B for display. See Fig. 5-6 and Diagram 5.

The circuit is a bistable multivibrator with the output voltage level either ground or +11 volts. The circuit includes Q714, Q724, and associated circuit components.

The waveform into the anode of D701 is basically a square wave, with the upper excursion limited to ground by Q38. Therefore, D701 can conduct input triggers only when its cathode is returned to some negative voltage; i.e., when the Vertical Mode switch is in the DUAL-TRACE position. In this position, R701 and R703 set the average voltage of the cathode of D701 to -12.2 volts. In all other positions of the Mode switch the cathode is returned to ground and the diode does not conduct. The triggering square wave is differentiated by C702 and R705 (time constant approximately 75 ns). The positive spike of the triggering signal is coupled to the collector of the "off" transistor (the collector of the "on" section of the multivibrator is at +11 volts and the coupling diode is back biased), coupled through the speed-up capacitor C719 (or C729, depending on the state of the multivibrator) and cuts off the conducting transistor. Normal multivibrator transition occurs.

In other positions of the Vertical Mode switch, the emitter of one or the other transistor is at ground, or in the A + B position both are at ground. When Q714 is not conducting,




Fig. 5-6. Circuit to supply constant current during channel switching. Measurements will depend on the state of the Dual-Channel Multivibrator and the signal current.

B channel is displayed; when Q724 is not conducting, Channel A is displayed. An output from the collector of Q714 is taken to interconnecting plug P12 pin 11 for use by the Digital Readout Unit (Tektronix Type 6R1A or 230).

Q759 provides constant current during channel switching. (See Fig. 5-6.) The circuit consists of Q759, signal gate diodes D750, D751, D760, and D761, together with associated resistors. The purpose is to steer signal current into the display channel output stage, or to divert it, depending on the state of the dual-channel multivibrator. R759 provides 3 mA from the -12.2 volt supply to be divided between emitter current for Q759 and current back to the signal source (display channel amplifier). Since the signal voltage can vary between 0 and +19 volts, and the signal path impedance is 11.5 k $\Omega$  (R756 and R758), signal current will vary from 0 to 1.7 mA. Emitter current for Q759 is the rest of the 3 mA (3 -  $I_{\rm sig}$ ), Q759 will conduct between 1.3 and 3 mA depending on the signal current.

When the A channel signal is to be displayed, the anode of D760 is a ground (dual trace channel multivibrator) and collector current path for Q759 is through D761 and R762 to the +12.2 volt supply (anode voltage for D761 is approximately +7 volts).

When the A channel is not to be displayed the anode voltage of D760 is +12 volts. Collector current path for Q759 is through D760, through the dual trace multivibrator to the +12.2 volt supply. D761 is back biased and does not conduct.

In the A+B position of the mode switch neither multivibrator transistor conducts. Both D760 anode and D750 anode are at ground. The collector current of Q760 and Q749 have a common collector load of R762 and R753 in

parallel, combining both signals. The signal to the output amplifier will be the algebraic sum of A and B signals.

# Phase Inverter and Output Amplifier

The purpose of the circuit is to amplify the vertical signal, convert it to push-pull, and drive the CRT deflection plates. The input receives its signal from the A channel/B channel steering network, and the output drives the CRT deflection plates and the beam position indicator neons.

The output amplifier section consists of Q771 and Q775, together with associated resistors. The circuit is an operational amplifier, with R777 as the feedback element. Gain is determined by R777/R758/R756, and by the current division controlled by VERT GAIN R764. Gain can be varied from 9 to 13 by means of the VERT GAIN control.

The phase inverter section is composed of Q781 and Q785, plus associated resistors. The circuit is also an operational amplifier, with R779 as an input impedance of  $160~\mathrm{k}\Omega$ , and a feedback element R789, also  $160~\mathrm{k}\Omega$ . Any change at the input (the lower CRT deflection plate) will result in an equal and opposite change at the output (the upper CRT deflection plate), as the amplifier has a gain of 1. As the voltage at the emitter of Q775 goes up, the voltage at the emitter of Q785 goes down, holding the average of the two deflection plates at  $+180~\mathrm{volts}$ .

# **Position Indicators**

With the average voltage of the deflection plates at about +180 volts, the total emitter current supplied by R795 will be about 0.3 mA. If the two deflection plates are at equal voltages (+180) Q793 and Q795 will share the 0.3 mA and

both lights will be on. If either side goes higher than the other, that side will take all of the 0.3 mA turning on its neon. The other transistor will be back biased and its neon will be dark.

#### **Avalanche Circuit**

The purpose of the avalanche circuit (Diagram 1) is to generate fast-rise pulses to drive the snap-off diode, initiate the memory gate, and to trigger the dual-trace driver.

The circuit consists of avalanche transistor Q11, low impedance voltage source Q7, Avalanche Volts adjustment R5, and associated fixed components.

The input to the circuit is either a positive-going pulse from the timing unit (through J1), or from the dual-trace driver when it is in the Free Run mode. The outputs are to the snap-off diode, the memory gate driver, and the dual-trace driver. When the collector voltage of the transistor is adjusted to the critical value and the transistor base-emitter junction is forward biased, avalanche breakdown between collector and emitter occurs. The transistor then rapidly becomes a short circuit allowing the charge stored on C70 to flow through the transistor (Q11), C72, T72, and D73. The peak current around the loop is approximately 1 ampere.

The Avalanche Volts adjustment R5 is set for minimum noise at the most sensitive position of the mVOLTS/DIV switch. Q7 is an emitter follower to supply the collector voltage for Q11 from a low-impedance source, so that changes in duty cycle will not affect the recharging of C70.

# Snap-Off Diode and Pulse-shaping Circuit

The circuit consists of coupling capacitors C78, C79, D73, and shorted transmission lines.

In the static condition, current flow is from the -12.2 volt supply through L77, Q76, R74, half of T72, D73, the other half of T72, and L71 to ground.

The shorted transmission lines are connected to D73 and extend through J78 and J79 to the sampling gate diodes. As long as D73 is conducting in the forward direction (its normal state) the transmission line input is shorted. The pulse from the avalanche transistor, Q11, (through C70 and T72) causes a heavy current to flow in the reverse direction through D73. Inherent characteristics of D73 (snap-off diode) are that even with reverse current, the diode remains a low impedance until the stored change is cleared from it. The stored charge depletes abruptly and current through D73 stops. The self inductance of T72 tries to keep a steady state current moving but now it passes through C78/C79. The shorted stubs in parallel with the transmission lines reflect back an opposite polarity pulse from the short circuit approximately 350 ps after the initial wavefront moves down the line. The total effect is that T72 and the two shorted transmission lines generate a pulse of 350 ps duration. The + and strobe pulses generated are push-pull, one polarity to the Channel A bridge, and the other polarity to the Channel B bridge.

# **Memory Gate Driver**

The purpose of the Memory Gate driver circuit is to gate the A and B memory, to open the A and B memory gates

coincident with the strobe to the bridges, and leave them open long enough to allow for transition time through the preamplifier and AC amplifier.

The circuit consists of Q54 and Q58, Memory Gate Width control R52, and associated components. The input signal is from the avalanche transistor, and the outputs are to the A and B memory gates.

Under quiescent conditions, Q54 is conducting with its emitter level adjustable by R52 (Memory gate width). Q58 is back biased by current through R59 and D59 through D57 and R57. The base of Q58 is at about +0.6 volts (the junction voltage drop of D59).

The negative-going pulse from the collector of Q11 is coupled to the base of Q54 through R50 and C50 saturating Q54 for about 0.8  $\mu$ s. The waveform at the emitter of Q54 is a negative-going fast rise flat top with an RC time-constant decay back to quiescent level. The amplitude is determined by the setting of R52 (Memory Gate Width). The negativegoing waveform from the emitter of Q54 is coupled to the anode of D57 through C56, back biasing D57 for the duration of the pulse. During the pulse time when D57 is back biased,  $1.2 \,\mathrm{mA}$  from the  $-12.2 \,\mathrm{volt}$  supply through R59 is forward base current for Q58. Q58 saturates and its collector moves from -12.2 volts to ground. This drives current through the primary windings of the memory gate transformers T235 and T234. The pulse ends when the timing waveform again allows D57 and D59 to turn on, which returns Q58 to the off state. The timing waveform is generated at the anode of D57 by C56 being charged towards -12.2 volts through R57. Q54 remains saturated for a longer time than the desired pulse width so that it will not affect timing. As the timing waveform passes through ground, D57 turns on and the memory gate pulse ends.

#### **Dual-Trace Driver**

The Dual-Trace Driver circuit provides switching triggers to the dual-trace multivibrator and blanking pulses to the CRT that blank memory level changes and switching transients. The circuit also serves as a master timing source in the FREE RUN mode.

Q31, Q38 and associated components comprise the Dual-Trace Driver. The circuit is activated by input triggers received from Avalanche transistor Q11, during strobe time. Outputs from the Dual-Trace Driver are to the Dual-Trace multivibrator, blanking pulses to the CRT cathode and, in FREE RUN sampling mode, triggers to the avalanche transistors.

The circuit has two configurations; (a) in the TRIGGERED mode, it is a monostable multivibrator that triggers from the avalanche transistor ouput; (b) in the FREE RUN mode, it is a 100 kHz Colpitts oscillator.

In the TRIGGERED mode, quiescent conditions are such that both transistors are cut off. When a negative-going trigger from Avalanche Transistor Q11 arrives at the collector of Q31 through R14 and C14, the trigger pulse is coupled through C36 to turn on Q38. The rise in Q38 collector voltage is coupled through C41 to turn on Q31. Total regeneration follows, saturating both transistors. Sustained base current for Q38 is supplied by C35 and R35 (C36 charges rapidly). Pulse width is determined by the time constant of C35 and R35. When C35 has charged, base current in Q38 drops

#### Circuit Description—Type 3S1

below saturation value and the collector falls. The drop in Q38 collector voltage is coupled through C41 to reduce conduction in Q31. The rise in the collector voltage of Q31 is coupled through C36 to reduce conduction in Q38. Total regeneration follows to push both transistors into cutoff.

In the case of the FREE RUN mode, SW110B, the SAM-PLING MODE switch, removes the short from the tank circuit and prevents the —12.2 volt supply from holding Q31 cut off. Q31 now is normally conducting, with a base current path through R27, L24, and R22 to ground. C27 and C26 together with L24 make up a 100 kHz tank circuit with drive applied from the emitter to the junction of C26 and C27. The amplitude of oscillation in the tank drives Q31 alternately into saturation and beyond cutoff, which in turn drives Q38 into saturation and cutoff. The collector waveform for Q38 is essentially a square wave at the top (most positive) position. Thus, it blanks the CRT, and switches the dual trace multivibrator. To understand the operation of the dual trace multivibrator, it is important to note that the collector of Q38 never goes more positive than ground.

Part of the base signal from Q31 is coupled through C15 to T12 to trigger the avalanche transistor in the FREE RUN mode. In the TRIGGERED mode (Sampling Mode switch) the pulse has no effect because the avalanche transistor is already in a state of avalanche.

#### SAMPLING MODE Switch

The Sampling Mode switch SW110B has two positions, TRIGGERED and FREE RUN.

In the FREE RUN position, it allows the Dual-Trace Driver to free run, while in the TRIGGERED position it prepares the Dual-Trace Driver for triggered operation as previously mentioned. In the FREE RUN position, the switch also couples channel output amplifier A or B (as selected by the Internal Trigger switch SW110B) to the output connector Pin 11. This is coupled in the oscilloscope to the timing unit for internal real-time triggering. In the TRIGGERED position, the switch connects the output of Channel B through R641 to Pin 11 of the output connector (provided the Vertical Mode switch is in the A Vert B Horiz position). This output is useful to supply the B Channel to a sampling time base for A Vertical B Horizontal operation.

# INTERNAL TRIGGER Switch

The INTERNAL TRIGGER switch SW110A (Diagram 2) has three positions A, OFF and B positions. One section selects the trigger signal from the Chan A or Chan B Trigger Takeoff. In A position, the switch selects the trigger signal from R101 in the Chan A Trigger Take-off thru R109, shunted by C109 to Pin 4 of output connector P11. In this position, Chan B Trigger Take-off output from R401 is connected to a parallel combination (R106 and R107), effectively terminating this output while it is not in use. In B position, the trigger is selected similarly from R401 through R112 shunted by C112 to Pin 4. (Chan A trigger output from R101 being terminated by R103 and R104 in this switch position.) In the OFF position both trigger outputs from Chan A and B are terminated as above, and in addition, the 50  $\Omega$  coaxial line leading to pin 4 (Pin 3 is the shield connection) is terminated by R110 and R111.

Another section of the INTERNAL TRIGGER switch selects the reconstructed signal from either A or B Channel Amplifiers. In the A position, it connects from the emitter of Q312 through R332 (Diagram 4) through the Sampling Mode switch. If the Sampling Mode switch is in the FREE RUN position, this reconstructed signal to Pin 11 is the triggering signal for real time sampling. Likewise (the output of Channel B Amplifier may be selected in the B position. In the OFF position, current in R334 and R332 sets the output voltage at the junction of these two resistors at —10 volts. In the A or B positions, this voltage is about ±5 volts depending upon the output of the A and B Channel Amplifiers. D331 prevents excessive negative voltage being applied to the trigger circuits during switching.

# Digital Logic

Digital logic connections are provided on the P12 output connectors. Outputs are provided to handle information to the digital equipment such as Tektronix Type 568/230 or 567/6R1A combinations.

A and B signals are provided from the A and B Output Amplifiers at 1 V/div. Digital Switching pulses are provided from the Dual-Trace Multivibrator. Switching contact closures mechanically connected to the mV/DIV switches of Channel A and B conveys the switch positions when properly connected to the digital equipment.

# **Power Supplies**

The Type 3S1 contains +12.2 and +100 volt electronically regulated power supplies. See Diagram 6.

+12.2 Volt Supply. 6.3 volts AC entering the Type 3S1 through P11 pins 1 and 2 supplies power to the primary of T820. T820 secondary provides power to the full-wave bridge rectifier D821 A, B, C, and D, producing about 20 volts DC across C822.

The regulator circuit consists of a comparator amplifier Q825, an emitter follower Q835, and series regulator transistor Q839. Q825 compares the voltage from the divider consisting of R831, R833 and adjustment (for  $\pm 12.2$  volts) R832, with the zener diode D827. Collector current of Q825 through D827 and R825 provides a voltage for the base of Q835 emitter follower. Q835 emitter drives Q839 series regulator. R827 provides current for D827. R839 provides current for temperature compensating diode D829. C828 is used to prevent high frequency oscillations. C839 helps to reduce the supply high frequency output impedance.

+100 Volt Supply. +125 volts from the oscilloscope entering the Type 3S1 through P11 pin 15 provides power for emitter followers Q815 and Q817. Q815 emitter supplies +100 volts to supply sampling bridges, and drives the base of Q817. Q817 supplies +100 volts to pin D of the Power Probe connectors on the front panel and to A and B Inverters. The base voltage of Q815 is set by a precision divider R813 and R814 connected between the +12.2 and +125 volt supplies.

R815 and R817 are series dissipation limiting resistors in the collectors of Q815 and Q817 respectively. C816 and C882 reduce the high frequency output impedance of the supplies.

(A)

5-14

# SECTION 6 MAINTENANCE

#### Introduction

This section of the manual contains maintenance information for use in preventive maintance, corrective maintenance or troubleshooting of the Type 3S1.

# PREVENTIVE MAINTENANCE

#### General

Preventive maintenance consists of cleaning, visual inspection, lubrication, etc. Preventive maintenance performed on a regular basis will help prevent instrument failure and will improve reliability of this instrument. The severity of the environment to which the Type 3S1 is subjected will determine the frequency of maintenance.

# Cleaning

The Type 3S1 should be cleaned as often as operating conditions require. Accumulation of dirt in the instrument can cause overheating and component breakdown. Dirt on components acts as an insulating blanket and prevents efficient heat dissipation. It also provides an electrical conduction path.

The top and bottom covers of the 560-series instruments into which the Type 3S1 fits, provide protection against dust in the interior of the instrument. Operating without the covers in place will require more frequent cleaning.

# CAUTION

Avoid the use of chemical cleaning agents which might damage the plastic used in this instrument. Some chemicals to avoid are benzene, toluene, xylene, acetone or similar solvents.

**Exterior.** Loose dust accumulated on the outside of the Type 3S1 can be removed with a soft cloth or small paint brush. The paint brush is particularly useful for dislodging dirt on and around the front-panel controls. Dirt which remains can be removed with a soft cloth dampened in a mild solution of water and detergent. Abrasive cleaners should not be used.

Interior. Dust in the interior of the instrument should be removed occasionally dut to its electrical conductivity under high-humidity conditions. The best way to clean the interior is to blow off the accumulated dust with dry, low-velocity air. Remove any dirt which remains with a soft paint brush or a cloth dampened with a mild detergent and water solution. A cotton-tipped applicator is useful for cleaning in narrow spaces or for cleaning ceramic terminal strips and circuit boards.

#### Lubrication

The reliability of potentiometers, rotary switches and other moving parts can be increased if they are kept properly lubricated. Use a cleaning-type lubricant (such as Tektronix Part No. 006-0218-00) on switch contacts. Lubricate switch detents with a heavier grease (such as Tektronix Part No. 006-0219-00). Potentiometers should be lubricated with a lubricant which will not affect electrical characteristics (such as Tektronix Part No. 006-0220-00). Do not over-lubricate. A lubrication kit containing the necessary lubricants and instructions is available from Tektronix. Order Tektronix Part No. 003-0342-00.

# **Visual Inspection**

The Type 3S1 should be inspected occasionally for such defects as broken connections, improperly seated transistors, damaged circuit boards and heat-damaged parts.

The remedy for most visible defects is obvious; however, care must be taken if heat-damaged parts are located. Overheating is usually only a symptom of trouble. For this reason, it is essential to determine the actual cause of overheating before the heat-damaged parts are replaced; otherwise, the damage may be repeated.

## Recalibration

To assure accurate measurements, check the calibration of this instrument after each 500 hours of operation or once every six months.

# Parts Identification

**Identification of Switch Wafers.** Wafers of switches shown on the circuit diagram are numbered from the first wafer located behind the detent section of the switch to the last wafer. The letters F and R indicate whether the front or the rear of the wafer is used to perform the particular switching function. For example, the designation 2R printed by a switch section on a schematic identifies the switch section as being on the rear side of the second wafer when counting back from the front panel.

**Wiring Color Code.** The wiring in the Type 3S1 is color coded to facilitate circuit tracing. In the case of power-supply leads, the color code indicates the voltage carried, with the widest stripe denoting the first significant figure. Table 6-1 lists the color combinations and the voltages indicated by the colors.

All leads that clip to the circuit boards are color coded. The color code of each lead and the pin lettering is shown in parts location figures later on in this section.

**Resistor Coding.** The Type 3S1 uses a number of very stable metal film resistors identified by their gray background color and color coding.

### Maintenance—Type 351

If the resistor has three significant figures with a multiplier, the resistor will be EIA color coded. If it has four significant figures with a multiplier, the value will be printed on the resistor. For example, a 333 k $\Omega$  resistor will be color coded, but a 333.5 k $\Omega$  resistor will have its value printed on the resistor body.

The color-coding sequence is shown in Fig. 6-1.

TABLE 6-1
Power Supplies Wire Color Coding

Supply	Color Code
—12.2 V	Brown Red Black on Tan
_100 V	Brown Black Brown on Tan
+12.2 V	Brown Red Black on White
+100 V	Brown Black Brown on White
+125 V	Brown Red Brown on White
+300 V	Orange Black Brown on White

Capacitor Marking. The capacitance values of common disc capacitors and small electrolytics are marked in microfarads on the side of the component body. The white ceramic capacitor used in the Type 3S1 are color coded in picofarads using a modified EIA code (see Fig. 6-1).

**Diode Color Code.** The cathode end of each glass-enclosed diode is indicated by a stripe, a dot or a series of stripes. For normal silicon or germanium diodes the stripes also indicate the type of diode, using the resistor color-code system (e.g., 6165 indicates the type of diode with Tektronix Part No. 152-0165-00). The cathode and anode ends of metal-encased diodes can be distinguished by the diode symbol marked on the body or by the flared end of the anode.

# **Parts Replacement**

All parts used in the Type 3S1 can be purchased directly through your Tektronix Field Office or Representative. However, replacements for standard electronic items can generally be obtained locally in less time than is required to obtain them from Tektronix. Replacements for the special parts used in the assembly of the Type 3S1 should be ordered from Tektronix since these parts are either manufactured or selected by Tektronix to satisfy a particular requirement. Before purchasing or ordering, consult the Electrical Parts List to determine the value, tolerance and rating required.

#### NOTE

When selecting the replacement parts, it is important to remember that the physical size and shape




Fig. 6-1. Resistor and ceramic capacitor color code.

of a component may affect its performance at high frequencies. Parts orientation and lead dress should duplicate those of the original part since many of the components are mounted in a particular way to reduce or control stray capacitance and inductance. After repair, portions of the instrument may require recalibration.

Rotary Switches. Individual wafers or mechanical parts of rotary switches are normally not replaced. If a switch is defective, replace the entire assembly. The availability of replacement switches, either wired or unwired, is detailed in the Electrical Parts List.

Circuit Boards. Use ordinary 60/40 solder and a 35- to 40-watt pencil type soldering iron on the circuit boards. The tip of the iron should be clean and properly tinned for best heat transfer to the solder joint. A higher wattage soldering iron may separate the etched wiring from the base material.

Most of the components mounted on the A and B Channel circuit boards can be replaced without removing the boards from the instrument. Observe soldering precautions given under Soldering Techniques in this section. However, if the underside of the board must be reached, the delay line and stobe cable must be disconnected from the underside of the board and the mounting screws removed. The interconnecting wires allow the board to be moved out of the way or turned over without removing the square pin connectors from the board. The mounting screws for the A Channel board are

shown in Fig. 6-2. The mounting screws for the B Channel board are in the corresponding positions on the right side of the instrument.

The Strobe circuit board is held in place by a single knurled captive screw (Fig. 6-3). Loosening the screw until the threads are disengaged allows the board to be slid up out of the clips holding the end of the board. Connections to the Strobe board are soldered, with the exception of the small coaxial connectors. These connectors may be removed easily, if desired, by pulling straight out.

The preamp input correction circuits on the A and B boards are protected by small metal shields. These shields may be removed by grasping with the fingers and pulling straight out. See Fig. 6-2. The shields are replaced by inserting the shield corner pins in the correct pin-jacks and pressing gently. Be sure the shields are properly oriented; i.e., with the access holes over the adjusting screws in the capacitors.

Components in the Snap-off Circuit located on the Strobe (center) circuit board assembly are isolated by a shield. See Fig. 6-3. This shield may be removed by disconnecting the two coaxial connectors, inserting a small screwdriver under the shield edges, and prying the shield upward gently. When the shield is replaced, the small cutout section should be placed so as to clear the two resistors. In replacing the two coaxial connectors, check that they are not interchanged. The connector towards the front of the instrument should be connected to the A board.




Fig. 6-2. Channel A circuit board with shield removed.




Fig. 6-3. Strobe board with shield removed.

Replacement of soldered-in diodes. Grasp the diode lead between the body of the diode and the circuit board with a small pair of tweezers.

Touch the tip of the soldering iron to the lead where it enters the circuit board. Do not lay the iron tip directly on the circuit board. Gently but firmly pull the diode lead from the hole in the circuit board. If removal of the lead does not leave a clean hole, apply a sharp object such as a toothpick or pointed tool while reheating the solder. Avoid using too much heat.

To place the new doide, bend the leads and trim to fit just through the board. Tin each lead while using the tweezers as a heat sink. Place the diode leads in the holes. Apply a small amount of solder, if necessary, to assure a good bond. Use the tweezers as a heat sink and use only enough heat for a good connection.

Replacement of other soldered-in components. Grip the component lead with long-noise pliers. Touch the soldering iron to the lead at the solder connection. Do not lay the iron directly on the board, as it may damage the board. Refer to Fig. 6-4.

When the solder begins to melt, pull the lead out gently. This should leave a clean hole in the board. If not, the hole can be cleaned by reheating the solder and placing a sharp object such as a toothpick or pointed tool into the hole to clean it out.




Fig. 6-4. Apply the soldering iron to the heat-shunted lead when removing a component from a circuit card.

Bend the leads of the new component to fit the holes in the board. If the component is replaced while the board is mounted in the instrument, cut the leads so they will just protude through the board.

Pre-tin the leads of the component by applying the soldering iron and a small amount of solder to each (heat-shunted) lead. Insert the leads into the board until the component is firmly seated against the board. If it does not seat properly, heat the solder and gently press the component into place. Apply the iron and a small amount of solder to the connection to make a firm solder joint. To protect heat-sensitive components, hold the lead between the component body and the solder joint with a pair of long-noise pliers or other heat sink.

Clip the excess lead that protrudes through the board.

Clean the area around the soldered connection with a flux-remover solvent to maintain good environmental characteristics. Be careful not to remove information printed on the board.

**Leadless Capacitors.** There are leadless ceramic capacitors soldered directly to the Strobe circuit board. Care must be taken when replacing these capacitors as they are easy to crack. The type of solder used must be high quality, with good cold-flow characteristics. Thus, do not use 50/50 solder, but 60/40 or 62/38 solder when replacing the leadless capacitors.

Best results will be obtained by applying heat from the soldering iron directly under the leadless capacitor on the opposite side of the board. Plated-through holes carry heat through the board to the underside of the capacitor and minimize the chance of cracking the capacitor disk with too much heat.

Use only enough solder to obtain a good full-flow joint. Excess solder on either side of the capacitor can lead to a short circuit.

**Metal Terminals.** When soldering metal terminals (e.g., switch terminals, potentiometers, etc.), ordinary 60/40 solder can be used. The soldering iron should have a 40- to 75-watt rating with a  $\frac{1}{8}$  inch wide chisel-shaped tip.

Observe the following precautions when soldering metal terminals:

- 1. Apply only enough heat to make the solder flow freely.
- 2. Apply only enough solder to form a solid connection. Excess solder may impair the function of the part.
- 3. If a wire extends beyond the solder point, clip off the excess.
- 4. Clean the flux from the solder joint with a flux-remover solvent to maintain good environmental characteristics.

Removal and Replacement of Sampling Diodes. The Sampling Bridge Diodes are mounted in small metal clips, as shown on the circuit board illustrations. The diodes should not be touched with the fingers, and are best removed or replaced with a pair of shaped forceps, such as Tektronix Part No. 006-0765-00, or equivalent. Before inserting the diodes in their clips, it is wise to touch the metal chassis with one hand to discharge any static electricity on the operator's body. Such static electricity discharge occurring through the diode upon first contact with the clip could damage the diode.

# Subassembly Removal

**Circuit Board Replacement.** If a circuit board is damaged and cannot be repaired, the entire assembly including all soldered-on components should be replaced. The part

number given in the Mechanical Parts List is for the completely wired board.

Procedure for replacing circuit boards follows:

For the A and B Channel circuit boards,

- 1. Disconnect all square pin and coaxial connectors by pulling straight out from the board.
  - 2. Remove the board mounting screws (Fig. 6-2).
- 3. Install the replacement board and replace the mounting screws.
- 4. Replace the square pin and coaxial connectors, referring to the wire color coding and pin identification information at end of this section.

For the Strobe circuit board,

- 1. Loosen the single knurled captive screw (Fig. 6-3).
- 2. Slide the board up out of the mounting clips.
- 3. Disconnect the coaxial connectors by pulling straight out from the board.
- 4. Carefully unsolder the wires from the board, using the precautions given under Soldering Techniques in this section.
- 5. Solder the wires to the replacement board, using the minimum amount of heat and solder as suggested previously under Soldering Techniques. Refer to the wire color coding information for the Strobe circuit board at the end of this section.
- 6. Connect the coaxial connectors, and slide the board into the clips, taking care that the coaxial cables do not dislodge transistors while sliding the board into place.

# **TROUBLESHOOTING**

#### Introduction

The following information is provided to facilitate troubleshooting of the Type 3S1 if trouble develops. Information contained in other sections of this manual should be used along with the following information to aid in locating the defective component.

#### Troubleshooting Aids

**Diagrams.** Circuit diagrams are given on foldout pages in Section 11. The circuit number and electrical value of each component in this instrument are shown on the diagram. Important voltages and waveforms are also shown on the diagrams.

**Component Numbering.** The circuit number of each electrical part is shown on the circuit diagram. Each main circuit is assigned a series of circuit numbers. Table 6-2 lists the main circuit in the Type 3S1 and the series of circuit numbers assigned to each. For example, using Table 6-2, a resistor numbered R615 is identified as being located in the Channel B Amplifier.

TABLE 6-2

Circuit Numbers on Schematics	Circuit
1-100	Gate Generators
100-199	Channel A Sampler
200-299	Channel A Memory
300-399	Channel A Amplifier
400-499	Channel B Sampler
500-599	Channel B Memory
600-699	Channel B Amplifier
700-799	Output Amplifier
800-889	Power Supply and Distribution
890-899	Digital Logic

# **Troubleshooting Techniques**

This troubleshooting procedure is arranged in an order which checks the simple trouble possibilities before proceeding with extensive troubleshooting. The first few checks assure proper connection, operation and calibration. If the trouble is not located by these checks, the remaining steps aid in locating the defective component. When the defective component is located, it should be replaced following the replacement procedures given in this section.

- Check Associated Equipment. Before proceeding with troubleshooting of the Type 3S1 check that the equipment used with the Type 3S1 is operating correctly. Check that the signal is properly connected and that the interconnecting cables are not defective. Also, check the power source.
- 2. Check Control Settings. Incorrect control settings can indicate a trouble that does not exist. For example, incorrect setting of the Vertical Units/Div VARIABLE control appears as incorrect gain, etc. If there is any question about the correct function or operation of any control, see the Operating Instructions section of this manual.
- 3. Check Instrument Calibration. Check the calibration of the instrument, or the affected circuit if the trouble exists in one circuit. The indicated trouble may only be a result of misadjustment or may be corrected by calibration. Complete instructions are given in the Calibration section of this manual.
- 4. Isolate the Trouble to a Circuit. If the trouble has not been corrected or isolated to a particular circuit with the preceding steps, make the following checks if possible.
  - a. Check for the correct resistance readings at the interconnecting plug terminals, as indicated in Table 6-3.
- If the resistance values at the interconnecting plug are equal or higher than stated in Table 6-3, proceed with the next step.

TABLE 6-3

Interconnecting Plug Resistance Checks
Type 3\$1 disconnected from Oscilloscope
(pin numbers omitted are unconnected)

Pin Number	Resistance to Ground	With Ohmmeter Leads Reversed
1	infinite	infinite
2	infinite	infinite
3	0	0
4	370 Ω	370 Ω
9	0	0
10	11.5 kΩ	41 kΩ
11	24 kΩ	21 kΩ
12	54 kΩ	52 kΩ
15	4 kΩ	4.2 kΩ
16	370 Ω	660 Ω
17	12 kΩ	42 kΩ
18	0.2 Ω	0.2 Ω
19	0	0
20	8.6 kΩ	8.4 kΩ
21	13.5 kΩ	35 kΩ
22	4 kΩ	4 kΩ
23	4.2 kΩ	5.1 kΩ
24	10 kΩ	5.6 kΩ

b. Connect the Type 3S1 to the oscilloscope in which it will normally operate. Use the flexible cable extension, Tektronix Part No. 012-0066-00. Turn on the instrument and allow at least 5 minutes warm-up time.

Check the power supply voltages. Convenient test points are shown in Table 6-4 and Fig. 6-5, 6-6 and 6-7.




Fig. 6-5. Location of test point for +300 volt supply (left side of Type 3S1, DUAL-TRACE switch wafer 3R).

Incorrect operation of all circuits often indicates trouble in the power supplies. Check first for correct adjustment of the individual supplies. However, a defective component elsewhere in the instrument can appear as a power-supply trouble and may also affect the operation of other circuits.

Table 6-4 shows the tolerance of the two internal power supply voltages, and the normal voltages supplied by the oscilloscope. If a power supply voltage is within the listed tolerances, the supply can be assumed to be working correctly. If outside the tolerances, the +12.2 volt adjustment may be incorrect, or component in the non-adjustable +100 volt supply may be defective.

TABLE 6-4

Power Supply	Tolerance	Test Point Number and Location
+12.2 V <sup>1</sup>	±0.12 V	TP839 A Board
+100 V	±5 V	TP817 A Board
+125 V	±3.8 V	Pin AH, B Board
+300 V	±9 V	See Fig. 6-5
—12.2 V	±0.37 V	Pin S, B Board
—100 V	±3 V	Pin V, B Board

<sup>&</sup>lt;sup>1</sup>Adjusted by R832.

Power Supply voltage checks may be made at the points indicated in Table 6-4 and Fig. 6-5, 6-6 and 6-7.

Table 6-5 shows typical voltage readings at the various test points, with the front-panel controls set as follows:

A and B DC OFFSET controls	Adjusted for 0 volts at OFFSET OUT jacks
A and B POSITION controls	Centered
Mode Switch	Channel A
INTERNAL TRIGGER	Α
A and B mVOLTS/DIV	200
SMOOTH/NORMAL	NORMAL

#### CAUTION

When making checks with the Strobe board pulled up out of the retaining clips and the instrument turned ON, do not allow the underside of the board to touch the plug-in chassis at any point. Severe damage to components may result. In addition, the cases of transistors Q771, Q781, Q775 and Q785 are elevated to +300 volts above ground, and should not be touched while the instrument is turned on.

#### NOTE

Voltages and waveforms given on the diagrams are not absolute and may vary slightly between instruments. To obtain operating conditions similar to those used to take these readings, see the first schematic page.

#### **Transistor Checks**

Transistors should not be replaced unless they are actually defective. Transistor defects usually take the form of the transistor opening, shorting or developing excessive leakage. To check a transistor for these and other defects, use a transistor curve display instrument such as a Tektronix Type 575. However, if a good transistor checker is not readily available, a defective transistor can be found by signal-tracing, by making in-circuit voltage checks, by measuring the transistor forward-to-back resistance using proper ohmmeter resistance ranges, or by using the substitution method. The location of all transistors is shown in the parts location figures later in this section.

To check transistors using a voltmeter, measure the emitterto-base and emitter-to-collector voltages and determine if the voltages are constant with the normal resistances and currents in the circuit (see Fig. 6-9).

To check a transistor using an ohmmeter, know your ohmmeter ranges, the currents they deliver and the internal battery voltage(s). If your ohmmeter does not have sufficient

TABLE 6-5
Test Point Voltage Readings

A Circuit Board Test Point	Voltage Reading	B Circuit Board Test Point	Voltage Reading	Strobe Board Test Point	Voltage Reading
161	0	461	0	38	<b>—36</b>
196	+1.22	496	+1.6	58	10.5 <sup>2</sup>
199	—1.22	499	-1.4	707	-0.92
229	+7.1	529	+7.3	714	-0.54
<b>23</b> 5	—1 <b>2</b> <sup>2</sup>	535	—12 <sup>2</sup>	724	+10.5
279	-0.22	579	0.14		
288	+0.3	588	+0.16		
313	+9.5	613	+10		
838	+20	817	+100		7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
839	+12.2 <sup>3</sup>				

<sup>&</sup>lt;sup>2</sup>Value based on series decoupling resistor. See Power Distribution and Connector schematic. <sup>3</sup>Adjusted by R83**2**.




Fig. 6-6. Test point locations, A circuit board.




Fig. 6-7. Test point locations, B circuit board.




Fig. 6-8. Test point locations, Strobe circuit board.

resistance in series with its internal voltage source, excessive current will flow through the transistor under test. Excessive current and/or high internal source voltage may permanently damage the transistor.

#### NOTE

As a general rule, use the R  $\times$  1 K range where the current is usally limited to less than 2 mA and the internal voltage is usually 1½ volts. You can quickly check the current and voltage by inserting a multimeter between the ohmmeter leads and measuring the current and voltage for the range you intend to use.

When you know which ohmmeter ranges will not harm the transistor, use those ranges to measure the resistance with the ohmmeter connected both ways as given in Table 6-6.

If there is doubt about whether the transistor is good, substitute a new transistor; but first, be certain the circuit voltage applied to the transistor are correct before making the substitution.

When checking transistors by substitution, be sure that the voltages on the transistor are normal before making the substitution. If a transistor is substituted without first checking out the circuit, the new transistor may immediately be dameged by some defect in the circuit.

TABLE 6-6
Transistor Resistance Checks

Ohmmeter Connections <sup>4</sup>	Resistance Readings That Can Be Expected Using the R $ imes$ 1 k Range
Emitter-Collector	High readings both ways (about 60 $k\Omega$ to around 500 $k\Omega).$
Emitter-Base	High reading one way (about 200 $k\Omega$ or more). Low reading the other way (about 400 $\Omega$ to 2.5 $k\Omega$ ).
Base-Collector	High reading one way (about 500 $k\Omega$ or more). Low reading the other way (about 400 $\Omega$ to 2.5 $k\Omega$ ).

'Test prods from the ohmmeter are first connected one way to the transistor leads and then the test prods are reversed (connected the other way). Thus, the effects of the polarity reversal of the voltage applied from the ohmmeter to the transistor can be observed.

# CAUTION

Be careful when making measurements on live circuits. The small size and high density of components used in this instrument result in close spacing. An inadvertent movement of the test probes, or the use of oversized probes may short between circuits.




Fig. 6-9. In-circuit voltage checks NPN or PNP transistors.

#### **Diode Checks**

A diode can be checked for an open or shorted condition by measuring the resistance between terminals. With an ohmmeter scale having an internal source of about 1.5 volts, the resistance should be very high in one direction and very low when the leads are reversed. Do not check the sampling diodes with an ohmmeter. Change sampling diodes any time you cannot properly adjust the Blow-by compensation; see step 33 of the Calibration Procedure.

#### CAUTION

Do not use an ohmmeter scale that has a high internal current. High currents may damage the diode. Do not measure tunnel diodes with an ohmmeter; use a dynamic tester (such as Tektronix Type 575 Transistor-Curve Tracer).

# Field Effect Transistors (FET)

Field effect transistors in the Type 3S1 should not be tested with an ohmmeter. Rather, if you suspect a dual FET (Q243A or Q243B, both in the same enclosure on the Channel A circuit board or Q543 on the Channel B circuit board), pull the unit out of the socket, rotate it 180° and re-insert it. The leads are arranged in a manner to permit the unit to be installed with the guide pin either straight up or straight down. If there is no change in circuit operation, both sections of the dual FET are probably good. Q243 and Q543 should be replaced if during a calibration procedure, the related Smoothing Balance control cannot be properly adjusted.

Actual condition of either half of an FET can be checked using a Tektronix Type 575 Transistor Curve Tracer. Follow the lead identification of Fig. 6-10 when making connections at the curve tracer sockets.

Set the curve tracer controls:

**COLLECTOR SWEEP Controls** 

PEAK VOLTS RANGE 20.0

POLARITY + (NPN)

PEAK VOLTS Control Fully counterclockwise

DISSIPATION LIMITING 2 K

RESISTOR

**VERTICAL** Controls

CURRENT OR VOLTAGE 1 COLLECTOR MA

POSITION Spot at lower left corner

of graticule

HORIZONTAL Controls

VOLTS/DIV 10 COLLECTOR VOLTS
POSITION Spot at lower left corner

of graticule

#### BASE STEP GENERATOR Controls

REPETITIVE/OFF/SINGLE REPETITIVE

FAMILY

STEPS/FAMILY Fully counterclockwise

POLARITY

STEPS/SEC 120 (up)
SERIES RESISTOR Optional

STEP SELECTOR .2/

.2 MA PER STEP

Slope Panel Controls

Center rotary switch EMITTER GROUNDED

Connect a 1000  $\Omega$  (1% or 5%) 1/2 watt resistor between the B and E binding posts on whichever side of the sloping panel you plan to test the FET. This resistor develops a




Fig. 6-10. Pin arrangements on FET's used in Type 3S1.

voltage bias for the Gate lead at 1 volt per mA base step current.

Since the leads of the FET are short, you can avoid bending them (with a chance of breakage) by building an adapter out of a spare transistor socket and wire leads to the sloping panel binding posts. Follow Fig. 6-10 when making connections.

#### 151-1007-00

Zero-bias channel current (ldss) is a minimum of 1.5 mA at 10 volts. Minimum Gm is 1000  $\mu\rm mhos$  at a drain current of 1 mA.

#### 2N4416

Drain saturation current (Idss) is 5 mA to 15 mA with drain-source voltage at 15 volts. Minimum Gm is 4500  $\mu mhos$  at zero gate-source voltage and drain-source voltage at 15 volts

# Major Circuit and Parts Locations

The remainder of this section includes photographs of sections of the Type 3S1. Major circuit areas are identified. All components mounted on circuit boards are identified by circuit numbers. All circuit board connections are identified by pin number or color code.

A 6-11




Fig. 6-11. Channel A circuit board assembly wiring color code.




Fig. 6-12. Channel A circuit board assembly parts location.




Fig. 6-13. Channel B circuit board assembly wiring color code.




Fig. 6-14. Channel B circuit board assembly parts location.




Fig. 6-15. Strobe circuit board assembly wiring color code.





Fig. 6-16. Strobe circuit board assembly parts location.

# **NOTES**



# SECTION 7 PERFORMANCE CHECK

#### Introduction

This section of the manual provides a means of rapidly checking the performance of the Type 3S1. It is intended to check the calibration of the instrument without the need for performing the complete Calibration Procedure. The Performance Check does not provide for the adjustment of any internal controls. Failure to meet the requirements given in this procedure indicates the need for internal checks or adjustments, and the user should refer to the Calibration Procedure in this manual.

# Suggested Equipment

The following equipment is suggested for a complete performance check. Specifications given are the minimum necessary to perform this procedure. All equipment is assumed to be calibrated and operating within the original specifications. If equipment is substituted, it must meet or exceed the specifications of the suggested equipment.

For the most accurate and convenient performance check, special calibration fixtures are used in this procedure. These calibration fixtures are available from Tektronix, Inc. Order by part number through your local Tektronix Field Office or representative.

- 1. Oscilloscope. Bandwidth DC to 20 MHz; minimum deflection, 20 mV/div; DC comparison voltage for accurate DC voltage measurements; Tektronix Type 545B with a W Plug-In Unit is suggested.
- 2. Oscilloscope, Tektronix Type 561A equipped with a Sampling Sweep unit for use with the Type 3S1. (Type 3T77A Sampling Sweep unit is used in the Performance Check).
- 3. 50  $\Omega$  Amplitude Calibrator. Output impedance 50  $\Omega$ ; voltage range, .012 to 2.0 volts square wave; accuracy, within  $\pm 0.25\%$ . For example, Tektronix Part No. 067-0508-00.
- 4. Fast Rise Pulse Generator. Risetime requirement,  $\leq$ 80 ps. Output impedance, 50  $\Omega$ ; Tektronix Calibration Fixture 067-0513-00 is suggested (risetime  $\leq$ 30 ps).
- 5. Square-Wave Generator. Risetime, less than 20 ns; amplitude 600 millivolts; impedance,  $50\,\Omega$ . Tektronix Type 106 Square-Wave Generator is suggested.
- 6. Pulse Generator. Risetime of negative-going edge,  $\leq 0.75\,\mathrm{ns};$  pulse amplitude, approximately 460 mV; pulse width,  $\geq 5\,\mu\mathrm{s};$  flatness,  $\leq 2\%$  overshoot and ringing following negative-going edge of pulse;  $\leq 0.5\%$  aberration 10 ns after negative-going edge of pulse. Tektronix Type 281 Time-Domain Reflectometer Pulser is required.
- 7. Two 10 $\times$  attenuators. Impedance, 50  $\Omega$ ; GR 874-G20; Tektronix Part No. 017-0078-00.

- 8. One  $5\times$  attenuator. Impedance,  $50~\Omega$ ; BNC connectors; Tektronix Part No. 011-0060-00.
- 9. Two coaxial cables. BNC connectors; impedance 50  $\Omega$ ; Tektronix Part No. 012-0057-01.
- 10. 20 or 30 cm air line. Impedance 50  $\Omega$ ; Tektronix Part No. 017-0084-00 (for 20 cm air line).
- 11. Tee connector. Impedance 50  $\Omega$ ; GR 874-T; Tektronix Part No. 017-0069-00.
- 12. Two  $50\,\Omega$  connecting cables, 5 ns delay, with GR Type connectors. Tektronix Part No. 017-0502-00.
- 13. Termination. Impedance 50  $\Omega$ , GR 874-W50B. Tektronix Part No. 017-0081-00.
- 14. Probe.  $1\times$  attenuation for use with the Type W. Tektronix Part No. 010-0074-00.
- 15. Resistance Bridge, accurate within  $\pm 0.2\%$  or better at 50  $\Omega$ . ESI Model PVB 300 or equivalent.
- 16. Tektronix Type 3B2 Analog/Digital time base unit is used in real time checks if required. (Optional check step 20).
- 17. Tektronix Type 2B67 time base unit is used for real time checks. (Optional check step 21).
- 18. Tektronix Type 567 with Type 6R1A is used if digital operational checks are required. (Optional check steps 18, 19 and 20).

#### PERFORMANCE CHECK PROCEDURE

# General

In the following procedure, test equipment connections or control settings should not be changed except as noted. If only a partial check is desired, refer to the preceding step(s) for setup information.

The following procedure uses the equipment listed under Suggested Equipment. If substitute equipment is used, control setting or setup must be altered to meet the requirements of the equipment used.

# **Preliminary Procedure**

- a. Turn the Power switch of the Type 561A to off position until after step 1 is completed. Plug the Type 3S1 into the left compartment in the Type 561A Oscilloscope. Plug the Type 3T77A sampling sweep unit into the right compartment.
  - b. Set controls as follows:

#### Performance Check—Type 3\$1

#### Type 3\$1

Display Mode switch	CHAN A
SMOOTH-NORMAL switch	NORMAL
a position	Midrange
B POSITION	Midrange
DC OFFSET ±1 V, Channel A	Midrange (5 turns from one end)
DC OFFSET ±1 V, Channel B	Midrange (5 turns from one end)
mVOLTS/DIV, Channel A	200
mVOLTS/DIV, Channel B	200
VARIABLE mVolts/Div (both channels)	CAL
INVERT-NORM switch, Channel A	NORM
INVERT-NORM switch, Channel B	NORM
INTERNAL TRIGGER	OFF
SAMPLING MODE	TRIGGERED

## Type 3T77A

Horizontal Position	Midrange
Time/div	$2~\mu s/div$
Time Expander	$\times 1$
Time Position	Clockwise
Dots Per div	100
Trigger Sensitivity	Clockwise
Trigger	Ext +
Sweep Mode	Normal

# 1. Check Input Resistance

Requirement—The DC resistance of the input must be 50  $\Omega$ ,  $\pm 1~\Omega$ .

- a. Connect an accurate  $\pm 0.2\%$  resistance bridge between the center and outer conductors of the A INPUT connector.
- b. Measure the resistance between the inner and outer conductors of the coaxial connector with the INTERNAL TRIGGER switch set to OFF.

- c. Remove the test leads and short them together. Measure the lead resistance.
- d. Subtract the value of the lead resistance from the overall resistance for a net resistance value of 50  $\Omega$   $\pm 1$   $\Omega$ .
- e. Set the INTERNAL TRIGGER switch to A and repeat the measurement.
- f. Repeat the measurement procedure for B INPUT, using the INTERNAL TRIGGER switch first in the OFF position and then in the B position. All measurements must be 50  $\Omega$   $\pm 1~\Omega$ . Reset the INTERNAL TRIGGER switch to OFF.
- g. Remove the test leads. Turn the Type 561A Power switch on and allow a 20-minute warm up before proceeding.

# 2. Check mVOLTS/DIV Accuracy

Requirement—Accuracy within  $\pm 3\%$  of that indicated on the mVOLTS/DIV switch with the INVERT-NORM switch in the NORM position. Accuracy within  $\pm 5\%$  of that indicated on the mVOLTS/DIV switch with the INVERT-NORM switch in the INVERT position.

- a. Connect the signal output from the 50  $\Omega$  Amplitude Calibrator through a 5 ns coaxial cable to the A INPUT connector of the Type 3S1.
- b. Connect the Trigger output signal of the 50  $\Omega$  Amplitude Calibrator through a 50  $\Omega$  coaxial cable and a 5 $\times$  attenuator to the trigger Ext Input of the Type 3T77A sampling sweep unit.
- c. Turn the 50  $\Omega$  Amplitude Calibrator power on and set the Volts switch to 1.2. Turn the Test-operate switch to the Operate position.
- d. Adjust the Trigger Sensitivity on the Type 3T77A for a stable display.
- e. Adjust the A POSITION control and the VERT GAIN screwdriver adjustment control on the Type 3S1 to obtain a centered 6 division display.
- f. Check the Channel A deflection accuracy for all positions of the A mVOLTS/DIV switch, by setting the 50  $\Omega$  Amplitude Calibrator according to Table 7-1.

TABLE 7-1

50 Ω Amplitude Calibrator	itude Type 3S1 switch positions		RT-NORM
Setting	Switch Setting	NORM ±3%	INVERT ±5%
1.2	200		
.6	100		
.3	50		
.12	20	5.82 to 6.18 div	5.7 to 6.3 div
.06	10		
.03	5		
.012	2		

- g. Move the 50  $\Omega$  signal cable to the B INPUT connector. Set the Display Mode switch to CHAN B, and repeat the procedure checking the Channel B deflection accuracy.
- h. Reset the INVERT-NORM switches to their NORM positions.

# 3. Check mVolts/Div VARIABLE controls

REQUIREMENT—Each Channel mVolts/Div VARIABLE control will alter each calibrated deflection factor over a range of < 0.7:1 to > 2.5:1.

- a. Set the Channel B mVOLTS/DIV switch to 200, and the Amplitude Calibrator Volts switch to .6.
- b. The Channel B display amplitude should be 3 divisions P-P (peak to peak) when the VARIABLE control is at CAL (detent) position.
- c. Turn the VARIABLE control fully counterclockwise. The display should be < 2.1 divisions P-P.
- d. Turn the VARIABLE control fully clockwise. The display should be  $\geq 7.5$  divisions P-P.
- e. Move the signal cable to the A INPUT connector. Set the Display Mode switch to CHAN A. Repeat the above procedure for Channel A VARIABLE control.
- f. Check that the UNCAL lights are on. Return both VARIABLE controls to their CAL position and check that their lights are out.

# 4. Check A OUT, B OUT Voltage

REQUIREMENT—Output of each channel, A OUT, B OUT, is 200 mVolts per displayed division  $\pm 3\%$  with an output impedance of 10 k $\Omega$ .

- a. Set the 50  $\Omega$  Amplitude Calibrator Volts switch to 1.2.
- b. Set the test oscilloscope controls as follows:

#### Type 545B

Horizontal Display	Α
Horizontal Position	Midrange
Triggering Mode	AC
Trigger Slope	Int +
Triggering Level	Midrange
Stability	Preset
Time/cm	5 ms
Variable	Calibrated

# Type W Plug-In

Display	A-Vc
Input Atten	$R \approx \infty$
Millivolts/cm	20
Variable	Cal
Comparison Voltage	0.00
Vc Range	—11
A Input selector	DC
Position	Midrange

c. Connect the signal from the Type 3S1 B OUT jack through a  $1\times$  probe to the Type W Input A.

- d. Adjust the Position control of the Type W so the positive portion of the square wave (top of the display) is at the center of the graticule. Some adjustment of the A Channel DC OFFSET control of the Type 3S1 may be necessary.
- e. Set the Comparison Voltage of the Type W so the negative portion of the square wave (bottom of the display) is at the center of the graticule.
  - f. Read the Comparison Voltage of 1.2 volts  $\pm 3\%$ .
- g. Move the signal to B INPUT, and move the  $1\times$  test probe to the B OUT jack of the Type 3S1. Repeat the measurement procedure for B OUT. Disconnect the test scope and the Calibrator.

# 5. Check Dot Response Range

Requirement—DOT RESPONSE, a screwdriver adjustment control for each channel has a range of  $\pm 5\%$  from unity dot response.

- a. Connect the Hi Amplitude output signal from the Type 106 through a 5 ns coaxial cable and a  $10\times$  attenuator to the A INPUT connector of the Type 3S1. Connect the trigger output signal from the Type 106 through a coaxial cable and a  $5\times$  attenuator to the trigger Ext connector of the Type 3T77A.
  - b. Change the following controls:


#### Type 3S1

Display Mode switch	CHAN A
mVOLTS/DIV, Channel A	100
mVOLTS/DIV, Channel B	100

# Type 3T77A

Time/div	.2 μsec/div
Dots Per Div	10
Trigger	Ext —

- c. Set the Type 106 controls for a 50 kHz repetition rate, and the output amplitude for 5 divisions of display.
- d. Adjust the trigger sensitivity of the Type 3T77A for a stable display, and set the Time Position control for no dots along the positive square wave transition as shown in Fig. 7-1.
- e. Turn the A DOT RESPONSE screwdriver adjustment control clockwise. The first dot displayed after the positive-going step should be equal to or more than 0.25 division above the flat top of the displayed square wave. See Fig. 7-1A.
- f. Turn the A DOT RESPONSE screwdriver adjustment control counterclockwise. The first dot displayed after the positive-going step should be equal to or more than 0.25 divisions below the flat top of the displayed square wave. See Fig. 7-1B.
- g. Set the A DOT RESPONSE adjustment so the first dot after the positive-going step is in line with the flat top of the displayed square wave. See Fig. 7-1C.
- h. Move the signal cable to B INPUT. Set the Display Mode switch to CHAN B and repeat the procedure for Channel B.



7-1. Typical photographs showing Dot Response Range, (A) clockwise, (B) counterclockwise, (C) centered with unity dot response.

# 6. Check Dot Response in Smooth

Requirement—The Dot Response in SMOOTH position for both channels is <0.3:1.

- a. Set the SMOOTH-NORMAL switch to the SMOOTH position.
- b. Check that the first dot on the step is within 1.5 divisions of the lower flat portion of the waveform. See Fig. 7-2.
  - c. Move the signal cable to A INPUT and repeat step b.
- d. Set the SMOOTH-NORMAL switch to the NORMAL position.




Fig. 7-2. Typical photograph showing dot response in SMOOTH.

# 7. Check Baseline Shift with Repetition Rate Changes

Requirement—Baseline shift of both channels is  $\leq$ 10 mV with a repetition rate change from 30 Hz to 100 kHz.

- a. Set the mVOLTS/DIV switch to 20.
- b. Turn the DC OFFSET control clockwise until the bottom flat portion of the displayed trace is on the center horizontal line of the graticule.
- c. Change the repetition rate of the Type 106 from 30 Hz to 100 kHz, and observe that the baseline should not shift vertically more than 10 mV  $\{\frac{1}{2} \text{ minor division}\}$ .
- d. Move the signal input to B INPUT and repeat the procedure for Channel B.

### 8. Check Dot Slash

Requirement—Dot Slash for each channel is  $\leq$ 0.1 division of display with a signal repetition rate of 20 Hz.

a. Change the following controls:

#### Type 3\$1

DC OFFSET ±1 V, Channel A	Midrange (5 turns from one end)
DC OFFSET ±1 V, Channel B	Midrange (5 turns from one end)
mVOLTS/DIV, Channel A	200
mVOLTS/DIV. Channel B	200

#### Type 3T77A

Time/div	$2~\mu sec/div$
Time Position	Clockwise
Trigger Sensitivity	Clockwise
Trigger	Ext +

- b. Set the Amplitude control of the Type 106 for 5 divisions of display, and the repetition rate at 10 kHz.
- c. Adjust the trigger controls of the Type 3T77A for a stable display.
- d. Change the repetition rate of the Type 106 to 20 Hz, and observe that the vertical excursion of the dot is  $\leq$ 0.1 division. See Fig. 7-3.
- e. Move the signal cable to A INPUT connector. Set the Display Mode switch to CHAN A, and observe that the vertical excursion of the dot is  $\leq$ 0.1 division.




Fig. 7-3. Showing Dot Slash  $\leq$  0.1 DIV at 20 Hz (time exposure).

# 9. Check Tangential Noise

Requirement—Tangential noise for each channel is  $\leq 2$  mV in the NORMAL position, and  $\leq 1$  mV in the SMOOTH position of the SMOOTH-NORMAL switch.

#### NOTE

When making a visual noise reading from a sampling display, the eye interprets a noise value which is neither the RMS (root mean square) value nor the peak to peak value. Since most

observers agree that a displayed noise value is approximately 3 times its RMS value, it is convenient to define the "tangential noise" value as exactly 3 times its RMS value. The tangential noise value thus defined contains approximately 90% of the trace dots and represents what most people see in the display.

a. Change the following controls:

#### Type 3\$1

mVOLTS/DIV,	Channel	Α	2
mVOLTS/DIV,	Channel	В	2

## Type 3T77A

Time/div	20 nsec/div
Dots Per Div	100
Trigger Sensitivity	Clockwise
Recovery Time	Clockwise

- b. Connect the Type 106 Fast Rise Output through a 5 ns 50  $\Omega$  coaxial cable and two 10  $\!\times$  attenuators to the Type 3S1 A INPUT.
- c. Set the Type 106 controls for 100 Hz, and an output amplitude that will cause a display of two parallel lines of noise dots. See Fig. 7-4A.
- d. Turn the + Transition Amplitude control counterclockwise until the separation between the two parallel lines of dots is reduced to a point where they appear as one line; that is until the dark band between traces just disappears and the brightness appears constant across the area of both traces. Turn the scale illumination off to see this most clearly. See Fig. 7-4B.
- e. Set the Channel A mVOLTS/DIV switch to 50, and remove both attenuators from the signal path, leaving only the 50  $\Omega$  coaxial cable connected from Type 106 to the A INPUT connector.
- f. Measure the display amplitude in divisions, multiplying the number by 0.75 to obtain the tangential noise of  $\leq$ 2 mVolts. See Fig. 7-4C.
- g. Move the signal to B INPUT. Set the Display Mode switch to B INPUT, and repeat the procedure for Channel B.

#### NOTE

To calculate the tangential noise, first measure the display amplitude in divisions. Determine the RMS noise amplitude by multiplying the display amplitude by 50 (mV/Div setting) and dividing by 100 (two  $10\times$  attenuators) and by a factor of two since the trace separation is twice the RMS noise. Tangential noise is equal to 3 times RMS noise. In simplified form, the tangential noise in mV is equal to 0.75 times the amplitude of the drive signal in divisions at the 50 mV/Div setting with the two  $10\times$  attenuators removed.

g. Set the SMOOTH-NORMAL switch to SMOOTH, and repeat steps b through f. The tangential noise in the SMOOTH position is  $\leq 1$  mVolt. See Fig. 7-5.




Fig. 7-4. Typical displays (NORMAL position) showing steps used in the measurement of tangential noise, (A) 2 parallel traces, (B) 2 parallel traces joined to appear as one line, (C) equivalent of tangential noise.




Fig. 7-5. Typical displays (SMOOTH position) showing steps used in measurements of tangential noise.

 $^{\bigcirc}$ 

7-6

- h. Move the signal to A INPUT. Set the Display Mode switch to A INPUT, and repeat the procedure for Channel A.
  - i. Disconnect the Type 106.

#### 10. Check Risetime

Requirement—The equivalent risetime of the displayed signal must be 350 ps or less from 10% to 90% amplitude points.

a. Change the following controls:

# Type 3\$1

mVOLTS/DIV, Channel A	100
mVOLTS/DIV, Channel B	100
INTERNAL TRIGGER	Α

### Type 3T77A

Time/div	1 nsec/div
Time Expander	×10
Trigger Sensitivity	Clockwise
Trigger	Int —

- b. Connect the signal Pulse Output of the Fast Rise Pulse Generator through a coaxial air line to the A Input connector of the Type 3S1.
- c. Locate the negative-going portion of the displayed waveform on the Type 561A, by adjustment of the Trigger Sensitivity, and Time Position controls on the Type 3T77A.
- d. Adjust the amplitude of the display for 5 divisions of vertical display.
- e. Read the risetime from the 10% to the 90% points as 350 ps or less. See Fig. 7-6.
- f. Move the signal to B INPUT connector and change the INTERNAL TRIGGER to B. Repeat the procedure for Channel B.




Fig. 7-6. Typical display showing risetime (100 ps/div).

# 11. Check Interchannel Crosstalk

Requirements—The Interchannel crosstalk is  $\leq 1\,\%$  P-P using a step signal of  $\leq 80\,$  ps risetime with the observed channel terminated in  $50\,\Omega$ .

- a. Terminate A INPUT with a 50  $\Omega$  termination.
- b. Set the Display Mode switch to DUAL-TRACE, and the Channel A mVOLTS/DIV switch to 2.
- c. Change the Time/div switch on the Type 3T77A to 2 nsec (the Time Expander is at  $\times 10$ ).
- d. Set the Time Position control of the Type 3T77A and the A and B POSITION controls on the Type 3S1 to obtain a display showing the input signal on Channel B (at 100 mVolts/div) and the interchannel crosstalk signal on the terminated Channel A (at 2 mVolts/div). See Fig. 7-7.
- e. Observe that the maximum P-P signal on the Channel A display is <1% of the P-P input signal on Channel B.
- f. Move the signal to A INPUT connector and the termination to B INPUT. Change the INTERNAL TRIGGER switch to A, and repeat the procedure.




Fig. 7-7. Typical display used to check interchannel crosstalk.

#### 12. Check Co-channel Time Coincidence

Requirement—The equivalent time difference between simultaneous displays of the same waveform on two channels of the Type 3S1 is  $\leq$ 30 ps.

a. Change the following controls:

#### Type 3S1

SMOOTH-NORMAL switch		SMOOTH
mVOLTS/DIV, Channel	Α	50
mVOLTS/DIV, Channel	В	50

#### Type 3T77A

Time/div 1 nsec/div

# Performance Check—Type 3\$1

- b. Connect the Pulse Output of the Fast Rise Generator through a Tee connector and two 5 ns coaxial cables to the A INPUT and B INPUT of the Type 3S1.
- c. Adjust the Trigger Sensitivity and the Time Position control of the Type 3T77A for a stable trace. Adjust the A and B POSITION controls so that the two traces coincide vertically. See Fig. 7-8A.
- d. Measure the time difference between the two channels. It will appear as a horizontal displacement of the vertical portion of one trace as related to the other.
- e. Reverse the signal cables to A and B INPUTS, and again measure the time difference between the two channels. If one channel is displayed on the right hand side of the display in both readings, then add the two readings and divide




Fig. 7-8. Typical display (A) at 100 ps/division showing one step in checking co-channel coincidence. (B) and (C) drawings show two possible methods of calculating co-channel coincidence.

- by 2, to obtain the time coincidence  $\leq$ 30 ps. See Fig. 7-8B. If one channel is displaced on the right hand side of the display with one reading, and on the left hand side with the other reading, then divide the difference between the two readings by 2, to obtain the time coincidence  $\leq$ 30 ps. See Fig. 7-8C. Use the POSITION controls to determine which channel is on the right side of the display.
- f. Disconnect the Fast Rise Generator from the Type 3S1.

# 13. Check Aberration and Tilt

Requirement—The aberration and tilt of a displayed step pulse, after reaching 100%, for each Channel is  $\leq$  plus and minus 2% in the first 5 ns, and  $\leq$  plus and minus 1% after the first 5 ns.

a. Change the following controls:

#### Type 3\$1

Display Mode switch	CHAN A
SMOOTH-NORMAL	NORMAL
switch mVOLTS/DIV, Channel A	200
mVOLTS/DIV, Channel B	

#### Type 3T77A

Time/div	2 μsec/div
Time Expander	×1
Time Position	Clockwise
Trigger Sensitivity	Clockwise

- b. Connect a Type 281 TDR Pulser to the Type 3S1 A INPUT connector and to the probe power.
- c. Adjust the Trigger Sensitivity control on the Type 3T77A for a stable trace. Adjust the A POSITION and the A VARIABLE control on the Type 3S1 for 5 divisions of display, and set the Time Position control on the Type 3T77A for a centered display.
- d. Set the Channel A mVOLTS/DIV switch to 10, and turn the A Channel DC OFFSET so the negative portion of the square wave (bottom) of the signal is displayed at the graticule center horizontal line. See Fig. 7-9A.
- e. Check the flatness of the display for  $\leq$  plus and minus 1 division vertically ( $\leq$  plus and minus 1% of the vertical signal). Note the level of the end of the first division.
- f. Set the Type 3T77A Time/div switch to .2  $\mu$ sec/div, establishing the same reference level at the right edge of the graticule, by using the Type 3S1 A POSITION control if necessary. Use the Time Position control on the Type 3T77A to horizontally move the display.
- g. Check the flatness of the display for  $\leq$  plus and minus 1 div vertically ( $\leq$  plus and minus 1%), and note the level at the end of the first division. See Fig. 7-9B.
- h. Set the Type 3T77A Time/div switch to 20 nsec/div, establishing the same reference level at the right edge of the graticule, by use of the Type 3S1 A POSITION control if necessary. Check the flatness of the display for  $\leq$  plus and minus 1 division vertically ( $\leq$  plus and minus 1%). See Fig. 7-9C.

- i. Set the Type 3T77A Time/div switch to 2 nsec/div establishing the same reference level at the right edge of the graticule, by use of the Type 3S1 A POSITION control if necessary. Check aberrations of the first 21/2 divisions for  $\leq$  plus and minus 2 divisions vertically ( $\leq$  plus and minus 2%). See Fig. 7-9D.
- j. Change the Type 281 TDR Pulser to the B INPUT connector and the INTERNAL TRIGGER to B. Repeat the procedure for Channel B.
  - k. Disconnect the Type 281.

# 14. Check OFFSET OUT (Range and Accuracy)

Requirement—Each channel OFFSET OUT jack is 10 times the DC offset referred to input)  $\pm 2\%$ , with an output impedance of 10 k $\Omega$ .

a. Change the following controls:

# Type 3S1

Display Mode switch	CHAN A
DC OFFSET ±1 V, Channel A	0 Volts at A OFFSET OUT
DC OFFSET ±1 V, Channel B	0 Volts at B OFFSET OUT
mVOLTS/DIV, Channel A	200
mVOLTS/DIV, Channel B	200
VARIABLE mVolts/div (both channels)	CAL

# Type 3T77A

Time Position	Midrange
Trigger Sensitivity	Clockwise
Trigger	Ext +

#### Type 545B

Horizontal	Display	Α
Horizontal	Position	Midrange
Triggering	Mode	Auto
Time/cm		5 ms
Variable		Calibrated

#### Type W Plug-In

Display	A-Vc
Input Atten	$R\approx\infty$
Millivolts/cm	20
Variable	Cal
Comparison Voltage	0.00
Vc Range	-11
A Input Selector	DC
Position	Midrange

- b. Connect the (Type W) A input through a  $1\times$  test probe to A OFFSET OUT jack of the Type 3S1, and adjust the A Channel DC OFFSET  $\pm 1$  V control for zero volts out as indicated on the Type W.
- c. Set the 50  $\Omega$  Amplitude Calibrator Volts switch to .6, and connect this output through a 50  $\Omega$  coaxial cable to A INPUT connector of the Type 3S1.




Fig. 7-9. Typical display showing aberration and tilt at (A) 2 μsec/div, (B) .2 μsec/div, (C) 20 nsec/div, (D) 2 nsec/div.

- d. Connect the trigger output signal of the Amplitude Calibrator through a coaxial cable and a  $5\times$  attenuator to the Ext Input of the Type 3T77A.
- e. Adjust the Trigger Sensitivity of the Type 3T77A for a stable trace, and adjust the Type 3S1 A POSITION control to move the top of the displayed signal to the center of the graticule.
- f. Set the A Channel mVOLTS/DIV switch to 5 and use the A POSITION control to set the top of the displayed signal to the center of the graticule.
- g. Turn the A Channel DC OFFSET  $\pm 1\,\mathrm{V}$  control clockwise until the bottom of the signal is displayed at the centerline of the graticule, and measure the offset voltage by adjusting the Comparison Voltage (Vc) of the Type W to 6 Volts  $\pm 2\%$ .
- h. Set the Comparison Voltage (Vc) of the Type W to 10 Volts, turn A Channel DC OFFSET  $\pm 1$  V control fully clockwise, and check for  $\geq -10$  Volts.

- i. Set the Vc Range switch to +11, turn the A Channel DC OFFSET counterclockwise, and check for  $\geq +10$  Volts.
- j. Change the signal input to B INPUT connector, set the Display Mode switch to CHAN B, and connect the test probe to B OFFSET OUT. Repeat the operation for Channel B.

### 15. Check Vertical Position Indicator

Requirement—One indicator lamp will be on and the other off when a single CRT trace is more than one division above or below the graticule centerline.

- a. Disconnect all signals from the Type 3S1 and 3T77A, and set the mVOLTS/DIV switches to 200.
- b. Set the Display Mode switch to CHAN A, and position the trace one division above the graticule centerline with the A POSITION control. Observe that the upper position light is on and the lower light is off.

- c. Position the trace one division below the graticule centerline with the A POSITION control, and observe that the lower position light is on and the upper light is off.
  - d. Repeat the above procedure for Channel B.

### **OPTIONAL CHECKS**

### Introduction

This part of the performance check is intended for operational checks where maintenance has been performed on the equipment or the particular intended use of the equipment shows a need for these checks.

### 16. Check A+B (Algebraic addition)

Requirement—With the Amplitude Display switch in the A+B position, the Type 3S1 must add Channel A and B algebraically.

a. Set the controls as follows:

### Type 3\$1

,,	
Display Mode switch	CHAN A
SMOOTH-NORMAL	NORMAL
switch	
A POSITION	Midrange
B POSITION	Midrange
DC OFFSET ±1 V,	Midrange (5 turns from
Channel A	one end)
DC OFFSET $\pm 1$ V,	Midrange (5 turns from
Channel B	one end)
mVOLTS/DIV, Channel A	200
mVOLTS/DIV, Channel B	200
VARIABLE mVolts/div	CAL
(both channels)	
INVERT-NORM switch,	NORM
Channel A	
INVERT-NORM switch,	NORM
Channel B	
INTERNAL TRIGGER	OFF
SAMPLING MODE	TRIGGERED

### Type 3T77A

Horizontal Position	Midrange
Time/div	$2~\mu sec/div$
Time Expander	$\times 1$
Time Position	Clockwise
Dots Per Div	100
Trigger Sensitivity	Clockwise
Sweep Mode	Normal

- b. Connect a signal from the 50  $\Omega$  Amplitude Calibrator through a tee and two 5 ns coaxial cables to A INPUT and B INPUT connectors. Set the Volts switch on the 50  $\Omega$  Amplitude Calibrator to .6 and observe two divisions of display through Channel A.
- c. Set the Display Mode switch to CHAN B, and observe two divisions of display.

- d. Set the Display Mode switch to the A+B position and observe a 4 division display. Adjustment of the A and B POSITION controls may be necessary.
- e. Set the INVERT-NORM switches to INVERT (both channels) and observe 4 divisions of display.
- f. Set the INVERT-NORM switch of Channel A to NORM and observe a minimum amplitude display showing +A-B.

### 17. Check A VERT B HORIZ display

Requirement—With the Amplitude Display switch in the A VERT B HORIZ position, and using the horizontal amplifier of the Sampling Sweep plug-in unit, the Type 3S1 must plot the A Channel vertically and the B Channel horizontally to form an X-Y display on the CRT.

- a. Set the Display Mode switch to the A VERT B HORIZ position.
- b. Observe an X-Y display of the signal on Channel A vertically and the signal on Channel B horizontally forming an angle of 45 degrees from the horizontal line.

### 18. Check Digital Logic (with Readout System)

Requirement—With the VARIABLE controls of each channel in the CAL (detent) position, one decimal and the unit lamps on the Type 6R1A must be lighted to indicate the proper decimal and the units with the selection of the mVOLTS/DIV switch positions. All decimal and unit lamps will be out when the indicated Channel VARIABLE control is not in the CAL (detent) position.

- a. Plug the Type 3S1 into the left compartment of the Type 567 Oscilloscope. Plug the Type 3T77A into the center compartment, and the Type 6R1A into the right hand compartment. Turn the Power switch on and allow a 20-minute warm up.
  - b. Set controls as follows:

### Type 3\$1

Display Mode switch	CHAN A
SMOOTH-NORMAL switch	NORMAL
a position	Midrange
B POSITION	Midrange
DC OFFSET, Channel A	Midrange (5 turns from one end)
DC OFFSET, Channel B	Midrange (5 turns from one end)
mVOLTS/DIV, Channel A	200
mVOLTS/DIV, Channel B	200
Variable mVolts/div (both channels)	CAL
INVERT-NORM switch, Channel A	NORM
INVERT-NORM switch, Channel B	NORM
INTERNAL TRIGGER	В
SAMPLING MODE	TRIGGERED

### Performance Check—Type 3\$1

### Type 6R1A

Mode switch	Voltage A
B Voltage switch	down position
A Voltage switch	down position
Posalution switch	⊔:

Resolution switch Hi

Display Time Midrange

- c. Change the VARIABLE control and the mVOLTS/DIV switch for Channel A in the steps as shown in Table 7-2, and check the units and the position of the decimal lamps to be lighted.
- d. Change the Display Mode switch on the Type 3S1 to CHAN B. Change the Mode switch on the Type 6R1A to Voltage B, and complete the same procedure for Channel B.
  - e. Reset mVOLTS/DIV switches for both channels to 200.

TABLE 7-2

VARIABLE control	mVOLTS/DIV switch position	Decimal	Units
uncal	any	00000	
CAL	200	0 0 X 0 0	٧
CAL	100	0 0 0 0 X	MV
CAL	50	0 0 0 0 X	MV
CAL	20	0 0 0 0 X	MV
CAL	10	0 0 0 X 0	MV
CAL	5	0 0 0 X 0	MV
CAL	2	0 0 0 X 0	MV

### Check Vertical Digital Accuracy (with Readout System)

Requirement—The Type 3S1 will make vertical digital measurements with a readout system such as Tektronix Types 567, 6R1A and 3T77A or Types 568, 262 and 3T77A with an accuracy of  $\pm 3\%$ .

- a. Connect the 50  $\Omega$  Amplitude Calibrator signal through a 5 ns coaxial cable to the B INPUT connector of the Type 3S1, and set the 50  $\Omega$  Amplitude Calibrator Volt switch to .6.
- b. Turn the Trigger Sensitivity control for a stable display, and adjust the B 0% Zone control on the Type 6R1A so its intensified zone is at the top of the displayed square wave. Slight adjustment of the Intensity control on the Type 567 may be necessary to show the intensified zones.
- c. Adjust the B 100% Zone control on the Type 6R1A so its intensified zone is at the negative portion (bottom) of the displayed square wave following the negative step.
  - d. Observe a reading of 0.6 V  $\pm 3\%$ .
- e. Change the Display Mode switch to CHAN A, and the INTERNAL TRIGGER switch to A on the Type 3S1.

Change the Mode switch on the Type 6R1A to Voltage A, and repeat the procedure for Channel A by adjusting the A 0% and 100% Zone controls.

# 20. Check Real Time Operation (with Readout System)

Requirement—The Type 3S1 will make real time measurements with a readout system such as Tektronix Types 567, 6R1A and 3B2 or Types 568, 262 and 3B2 in the following positions of the Display Mode switch; CHAN A, DUAL-TRACE, AND CHAN B. Real time measurements do not apply in the A+B or the A VERT B HORIZ positions of the Display Mode switch.

- a. Plug the Type 3S1 into the left compartment of the Type 567 Oscilloscope. Plug the Type 3B2 into the center compartment, and the Type 6R1A into the right hand compartment. Turn the Power switch on and allow a 20-minute warm up.
- b. Using the internal calibrator of the Type 567, connect the 500 mV output through a 50  $\Omega$  coaxial cable and a GR adapter to the A INPUT connector of the Type 3S1. Set the internal calibrator to the  $\approx$ 1 kc position, and connect the + Pretrigger signal through a coaxial cable to the Ext Trig In connector of the Type 3B2.
  - c. Set controls as follows:

### Type 3S1

Display Mode switch	CHAN A
SMOOTH-NORMAL switch	NORMAL
A POSITION	Midrange
B POSITION	Midrange
DC OFFSET, Channel A	Midrange (5 turns from one end)
DC OFFSET, Channel B	Midrange (5 turns from one end)
VARIABLE mVolts/div (both channels)	CAL
INVERT-NORM switch, Channel A	NORM
INVERT-NORM switch, Channel B	NORM
INTERNAL TRIGGER	OFF
SAMPLING MODE	FREE RUN

### Type 3B2

Trigger Level	Midrange
Coupling	AC Slow
Slope	+
Source	Ext
Delay Time	10 $\mu$ s $ imes$ 100
Position	Midrange
Time/div	.2 msec
Digital Resolution	10 $\mu$ s

### Type 6R1A

Mode switch	Time Stop —Start
B Voltage slide switch	negative slope (down)
A Voltage slide switch	negative slope (down)
Resolution	Hi
Start, First-second switch	First
Start, Slope +, — switch	_
Timing Start switch	A Trace 50%
Stop, Slope +, - switch	+
Timing Stop switch	A Trace 50%
Memory Zones-off switch	Memory Zones
Start to Stop-off switch (CRT Intensification)	Off

- d. Adjust the Trigger Level and the Position controls on the Type 3B2 for a stable display of 5 divisions.
- e. Adjust the A 0% Zone control on the Type 6R1A so the displayed intensified zone is located on the upper portion of the first displayed square wave.
- f. Adjust the A 100% Zone control so the displayed intensified 100% zone is located on the lower portion of the displayed square wave following the 0% intensified location.
- g. Readout on the Type 6R1A will measure  $\frac{1}{2}$  cycle of the square wave, or about 0.5 MS.
- h. Change the Mode switch on the Type 6R1A to Voltage A, and read the amplitude of the signal of 500 mV  $\pm 3\%$  .
- i. Change the input signal to B INPUT and repeat the above procedure for Channel B after changing the followin controls: the Display Mode switch on the Type 3S1 to CHAN B; the Mode switch on the Type 6R1A to Time StopStart; the Timing Start switch on the Type 6R1A to B Trace 50%; the Timing Stop switch to the Type 6R1A to B Trace 50%.

# 21. Check Real Time Operation (with Real Time Sweep)

Requirement—With the SAMPLING MODE switch in the FREE RUN position, the Type 3S1 will sample the input signal at a 100 kHz  $\pm 5\%$  rate, and provide an internal reconstructed trigger signal for use with a real time base plug-in such as Types 2B67, 3B1, 3B2, 3B3, 3B4 and 3B5.

- a. Plug the Type 3S1 into the left compartment of the Type 561A Oscilloscope. Plug the Type 2B67 into the right hand compartment. Turn the Power switch on and allow a 20 minute warm up.
  - b. Set controls as follows:

### Type 3S1

Display Mode switch	CHAN A
SMOOTH-NORMAL	NORMAL
a position	Midrange
B POSITION	Midrange

DC OFFSET $\pm 1$ V, Channel A	Midrange (5 turns from one end)
DC OFFSET $\pm 1 \text{ V}$ Channel B	Midrange (5 turns from one end)
VARIABLE mVolts/div (both channels)	CAL
INVERT-NORM switch Channel A	NORM
INVERT-NORM switch, Channel B	NORM
INTERNAL TRIGGER	Α
SAMPLING MODE	free run

### Type 2B67

Position	Midrange	
Time/div	.2 msec	




Fig. 7-10. Real time display (A) 1 kHz square wave with a sweep of 0.2 ms/div, (B) 10 kHz square wave with a sweep of 20  $\mu$ s/div.

### Performance Check—Type 3\$1

Mode switch Normal
Triggering Level control Free Run
Triggering Slope +
Triggering Coupling AC Slow

Triggering Source Int

- c. Connect the Type 106 Hi Amplitude output through a  $5\,\text{ns}$  coaxial cable and a  $10\times$  attenuator to the A INPUT connector of the Type 3S1. Set the Repetition Rate Range switch and Multiplier of the Type 106 for 1 kHz. Set the Hi Amplitude-Fast Rise switch to Hi Amplitude, and adjust the output amplitude control for a display of 5 divisions.
- d. Adjust Triggering Level control of the Type 2B67 for a stable trace. See Fig. 7-10A.

- e. Set the Repetition Rate Range switch and the Multiplier of the Type 106 for 10 kHz. Set the Time/div switch on the Type 2867 to 20  $\mu$ sec/div. Observe that the number of samples (2 per horizontal division or 100 kHz  $\pm 5\%$  rate) limits the displayed information. See Fig. 7-10B.
- f. Change the input signal to B INPUT, and repeat the procedure for Channel B after changing the following controls: Change the Display Mode switch to CHAN B, and the INTERNAL TRIGGER switch to B on the Type 3S1; change the Time/div switch to .2 msec, and the Triggering Level control to Free Run on the Type 2B67.

This concludes the Performance Check of the Type 3S1. If the instrument has met each of the preceding requirements, it will perform to all advertised specifications.

7-14

# SECTION 8 CALIBRATION

### Introduction

This calibration procedure can be used for complete calibration of the Type 3S1 to return it to the original performance limits stated in Section 1 of this manual. Completion of every step in this procedure returns the Type 3S1 to original factory performance standards.

### General Information

Any needed maintenance should be performed before proceeding with calibration. Troubles which become apparent during calibration should be corrected using the techniques given in the Maintenance section.

This procedure is arranged in a sequence which allows the Type 3S1 instrument to be calibrated with the least interaction of adjustments.

The location of test points and adjustments is shown in each step. Waveforms which are helpful in determining the correct adjustment or operation are also shown.

### **EQUIPMENT REQUIRED**

The equipment listed below and shown in Fig. 8-1 and Fig. 8-2, or its equivalent, is required for a complete recalibration of the Type 3S1 Dual-Trace Sampling Unit. Equipment specifications given are the minimum necessary for the particular use of each item. All test equipment must be correctly calibrated and functioning properly. If equipment is substituted, it must meet or exceed the limits stated below.

Some special test equipment items listed are suggested for the most accurate and fastest calibration. All equipment listed, except items 20, 23 and 24 can be obtained by ordering through your local Tektronix Field Engineer or Representative.

- 1. Test Oscilloscope. Bandwidth, DC to about 20 MHz. Minimum deflection factor of 5 mV/div, offset by up to 11 volts DC (calibrated to  $\pm 0.2\%$ ). Tektronix Type 545B Oscilloscope with Type W Plug-In Unit suggested.
- 2. 10× Probe for use with test oscilloscope. Tektronix P6012 Probe. Tektronix Part No. 010-0203-00.
- 3. 1× Probe for use with test oscilloscope. Tektronix P6011 Probe. Tektronix Part No. 010-0193-00.
- 4. Special flexible Plug-In Extension cable, for operating the Type 3S1 outside the indicator oscilloscope. Tektronix Part No. 012-0066-00 required.
- 5. Indicator Oscilloscope such as the Tektronix Type 561A used in the following procedure (or other indicator in which the Type 3S1 is normally operated).
- 6. Type 3T77A Sampling Sweep Unit, as used in the following procedure, or other Timing Unit normally used with the Type 3S1.

- 7. Special Tektronix 50  $\Omega$  Amplitude Calibrator. Square wave output signal at approximately 40 kHz; amplitudes of 0.012 to 1.2 volts in seven steps, at  $\pm 0.25\%$  when loaded by 50  $\Omega$ . Tektronix Calibration Fixture, Part No. 067-0508-00.
- 8. Tunnel Diode Pulse Generator. Risetime must be  $\leq$ 80 ps 10% to 90% at approximately 400 mV into 50  $\Omega$ . Special Tektronix Calibration Fixture, Part No. 067-0513-00.
- 9.  $50\,\Omega$  In-Line Pulse Generator. Tektronix Type 281 TDR Pulser required because of known waveshape and transient response.
- 10. Variable-Frequency Square-Wave Generator. Risetime less than 15 ns, amplitude approximately zero to 600 mV into 50  $\Omega$ . Frequencies used: 20 Hz, 30 Hz, 100 Hz and 100 kHz. Tektronix Type 106 Square-Wave Generator suggested.
- 11. Two 50  $\Omega$  10  $\times$  Coaxial Attenuators, such as GR 874-G20. Tektronix Part No. 017-0078-00.
- 12. One 50  $\Omega$  5 $\times$  Coaxial Attenuator, such as GR 874-G14. Tektronix Part No. 017-0079-00.
- 13. One 50  $\Omega$  2 $\times$  Coaxial Attenuator, such as GR 874-G6. Tektronix Part No. 017-0080-00.
- 14.  $50 \Omega$  End-Line Termination, such as GR 874-W50B. Tektronix Part No. 017-0081-00.
- 15. 20 cm coaxial line, such as GR 874-L20. Tektronix Part No. 017-0084-00.
- 16. GR 874 to BNC male connector adapter, such as GR 874-QBJA. Tektronix Part No. 017-0064-00.
- 17. GR 874-T, Tee connector, 50  $\Omega.$  Tektronix Part No. 017-0069-00.
- 18. Two identical quality 50  $\Omega$  coaxial cables. RG 213/U, 5 ns signal delay, with GR 874 connectors. Tektronix Part No. 017-0502-00.
- 19. 50  $\Omega$  coaxial cable, RG 58C/U, 10 ns signal delay, with GR 874 connectors. Tektronix Part No. 017-0501-00.
- 20. DC Bridge for measuring 50  $\Omega.$  Plus or minus 2 volts DC maximum across 50  $\Omega$  resistor. Accuracy,  $\pm 0.2\%$  required.
- 21. Plastic tool for adjusting Blow-By Capacitors. Tektronix Part No. 003-0334-00.
- 22. Plastic tool for adjusting ferrite slug of L24,  $\frac{5}{64}$  inch inside diameter hex core. Tektronix Part No. 003-0310-00. Handle for 003-0310-00, Tektronix Part No. 003-0307-00.
- 23. Small insulated handle,  $\sqrt[3]{_{32}}$  inch bit screwdriver for adjusting screwdriver-adjust controls. (Not shown.)
- 24. An RMS reading line voltage meter, with a  $\pm 3\%$  accuracy at the line voltage to which the indicator oscilloscope is connected. (Not shown.)




Fig. 8-1. Calibration equipment.



Fig. 8-2. Calibration alignment tools.

CALIBRATION RECORD AND INDEX	☐ 2. Check the Type 3S1 +100-Volt Supply	Page 8-8
The following abridged Calibration Procedure may be	+100-Volt Supply value:	
used as a calibration guide by the experienced calibrator, or it may be used as a calibration record. (The abridged	Ripple value:	
procedure may be reproduced without special permission of Tektronix, Inc.) The step numbers and titles are identical	3. Check Channel A 10% to 90% Risetime	Page 8-9
to those used in the complete procedure. When the whole procedure is performed, the Type 3S1 will meet all Characteristics listed in Section 1 of this manual.	4. Adjust Channel A Bridge Volts (R198)	Page 8-11
	5. Adjust Avalanche Volts Control (R5)	Page 8-12
Type 3S1 Serial No.	6. Adjust Both Channel Bridge Bal Controls	Page 8-13
Calibration Date	Chan A: R192 Chan B: R492	
Calibrated By	and Adjust Snap Off Current Control (R	76)
PRELIMINARY PROCEDURE	<ul> <li>7. Adjust Channel B Risetime Using B Bridge Volts Control (R498)</li> </ul>	Page 8-14
1. Check Type 3S1 DC Input Resistance Page 8-5		
INTERNAL TRIGGER—OFF	<ul> <li>8. Check and Adjust Both Channel Blow-By Compensations</li> </ul>	Page 8-16
Chan A Res Chan B Res	Chan A: C130-C131- Chan B: C430-	C431-C433
INTERNAL TRIGGER—A	C133	
Chan A Res	9. Check Transient Response	Page 8-17
INTERNAL TRIGGER—B	Chan A Chan B	
Chan B Res	☐ 10. Adjust Memory Gate Width Control (R52)	Page 8-18
2. Connect the Type 3S1 to the Indicator Page 8-5	11. Adjust Loop Gain	Page 8-20
Oscilloscope	Chan A: R212 Chan B: R512	
CALIBRATION PROCEDURE	12. Check Both Channels Dot Response	Page 8-20
1. Check and Adjust Type 3S1 +12.2-Volt Page 8-8	When Smoothed	
Supply	Chan A Chan B	
+12.2-Volt Supply value:	13. Adjust Smoothing Balance Controls	Page 8-21
Ripple value:	Chan A: R247 Chan B: R547	

Calibration—Type 3S1			
14. Adjust Inverter Zero Controls     Chan A: R283	Page 8-21	21. Check and Adjust 100 kHz Free Run Frequency (L24)	Page 8-26
☐ 15. Adjust Internal Digital Gain Controls  Chan A: R301 Chan B: R6	Page 8-23	☐ 22. Check Offset Circuit Operation Chan A Chan B	Page 8-29
☐ 16. Check A OUT and B OUT Signals  (AC Signal Only, Not DC)	Page 8-23	<ul> <li>23. Check Internal Trigger Pickoff Signal Amplitude</li> <li>Chan A Chan B</li> <li>24. Check Trace Baseline Shift, 100 kHz</li> </ul>	Page 8-29
<ul> <li>17. Check VERT GAIN Control Range and set VERT GAIN Control (R764)</li> <li>18. Adjust A-B Bal Control (R756) (Channel</li> </ul>	Page 8-24 Page 8-25	to 30 Hz Chan A Chan B  25. Check Memory Slash (Dot Drift) at 20 Hz	Page 8-31
A Vert Gain)  19. Check mVolts/Div VARIABLE Controls Range and UNCAL Lamps	Page 8-25	Chan A Chan B  26. Check Interchannel Crosstalk	Page 8-32
Chan A Chan B  20. Adjust Vertical Centering (R766) and Check Vertical Position Indicating Lam	Page 8-25 nps	<ul><li>27. Check Co-Channel Time Coincidence</li><li>28. Check Tangential Noise</li><li>Chan A Chan B</li></ul>	Page 8-33 Page 8-36
	NO	TES	

8-4




Fig. 8-3. Test equipment setup for Preliminary Procedure, Step 1.

Type 3S1

INTERNAL TRIGGER

OFF

All other controls

Optional

### PRELIMINARY PROCEDURE

### 1. Check Type 3S1 DC Input Resistance

With the Type 3S1 separated from the indicator oscilloscope, use the DC Resistance Bridge and measure the DC input resistance of both channels. Make certain the bridge does not apply more than  $\pm 2$  volts to the input terminals.

Set the controls as listed under Fig. 8-3, and connect the bridge leads, one to the frame and the other to the A INPUT connector center pin. Measure the Channel A resistance and record it in the Calibration Record and Index. Tolerance is  $50~\Omega,~\pm1~\Omega.$ 

Change the bridge lead from the A INPUT to the B INPUT connector center pin. Measure the Channel B resistance and record it in the Calibration Record and Index. Tolerance is 50  $\Omega$ ,  $\pm 1$   $\Omega$ .

Set the INTERNAL TRIGGER switch to A. Remeasure the Channel A input resistance. Record the value in the Calibration Record and Index.

Set the INTERNAL TRIGGER switch to B. Again measure the Channel B input resistance. Record the value in the Calibration Record and Index.

# 2. Connect the Type 3S1 to the Indicator Oscilloscope

Use the Flexible Plug-In Extension cable, and connect the Type 3S1 to the indicator oscilloscope. Place the cable between the rear horizontally mounted interconnecting plug, and the indicator horizontally mounted interconnecting plug.

### CAUTION

Incorrectly connecting the extension cable to the vertically mounted interconnecting plug will cause damage to the Type 3S1, and may cause damage to the indicator oscilloscope when the power is turned on.

Turn the indicator oscilloscope Intensity control fully counterclockwise. Connect the indicator oscilloscope to the correct power source, check the voltage with the RMS AC Voltmeter and turn the Power switch on. Allow a twenty minute warm up before starting the main Calibration Procedure.

During warm up, set the instrument controls as listed following Fig. 8-4.

### **CALIBRATION PROCEDURE**

### General

In the following calibration procedure, a test equipment setup is shown for each major setup change. Control settings are listed following the picture. Controls which are to be changed from a previous setting are printed in bold type. If only a partial calibration is performed, start with the nearest setup preceding the desired step.

### NOTE

Do not preset internal controls to midrange as a preliminary to recalibration. When performing a complete recalibration, best performance will be obtained if each adjustment is made to the exact setting, even if the Check is within the allowable tolerance.

The following procedure uses the particular items of equipment listed in the Equipment Required list. If substitute equipment is used, control settings or setup must be altered to meet the requirements of the equipment substituted.

NOTES

8-6




Fig. 8-4. Test equipment setup and Test Points for Steps 1 and 2 of Calibration Procedure.

### Type 3S1

Display Mode Switch SMOOTH-NORMAL INTERNAL TRIGGER SAMPLING MODE CHAN A NORMAL OFF TRIGGERED

### Channel A

(A)

A POSITION DC OFFSET m/VOLTS/DIV VARIABLE INVERT-NORM Midrange Midrange (5 turns from either end)

from eithe 100 CAL NORM

### Channel B

B POSITION Midrange
DC OFFSET Midrange (5 turns
from either end)
m/VOLTS/DIV 100
VARIABLE CAL

### Type 3T77A

NORM

Optional

Horizontal Position Time/Div Variable Time Expander Dots/Div Time Position

INVERT-NORM

Midrange 1  $\mu \mathrm{Sec}$  Calib detent position  $\times 1$  100

### Calibration—Type 3\$1

Sweep Mode Normal
Manual Scan or Optional

Ext Atten

Trigger Sensitivity Fully Counterclockwise

Triggering Source —Int

Recovery Time Fully Counterclockwise;

pushed in

### Test Oscilloscope (if not using precision voltmeter)

Sweep Rate 5 mSec/Div Triggering +Line

### Type W

Vc Range 0
Comparison Voltage (1.220)
Outer Dial 1
Variable Dial 2.20
A Input Coupling Gnd
Input Atten 10
Display A—Vc
Millivolts/Cm 5

Variable Calib detent position
DC Bal Adjust after 20
minutes warm up
Position Trace to graticule

centerline

### **Connections**

Place the  $1\times$  Probe into the A input connector of the Type W. Connect the probe ground clip conveniently near the Type 3S1 Test Point 839 (see Fig. 8-4) and the probe tip at TP839.

### 1. Check and Adjust Type 3S1 +12.2-Volt Supply

a. Make the probe connection and control settings listed following Fig. 8-4. The test oscilloscope CRT deflection factor is  $50\,\text{mV/Cm}$  using the control settings listed. The graticule centerline represents +12.2 volts, and 1% is  $122\,\text{mV}$  or 2.42 divisions up or down from the graticule center.

### NOTE

Use this procedure only if a precision voltmeter is not available. If using a voltmeter, place the test lead on TP839, and adjust R832 for precisely  $\pm 12.2$  volts.

b. With the probe connected, the A Input Coupling switch and the Vc Range switch of the Type W must be changed to:

A Input Coupling DC Vc Range +11

Change both switches at the same time. Note the test oscilloscope trace deflection away from the graticule centerline. Then adjust the Type 3S1 R832 so the trace rests at the centerline. The  $\pm 12.2$ -Volt supply is now adjusted correctly.

c. Set the Type W Millivolts/Cm switch to 1. The test oscilloscope deflection factor is now  $10\,\mathrm{mV/Cm}$ . Any  $120\,\mathrm{Hz}$  ripple signal on the +12.2-Volt supply should not exceed 0.2 major divisions. There may be other noises visible, but observe only the  $120\,\mathrm{Hz}$  content for this check. Return the Type W A Input Coupling to GND and the Vc Range to 0.

### 2. Check Type 3\$1 + 100-Volt Supply

- a. Move the  $1\times$  probe tip to TP817 (Fig. 8-4 insert). Set the Type W Comparison voltage to 10, Outer Dial to 1, Variable Dial to 0.00, the Millivolts/Cm switch to 20 and the Input Atten switch to 100. Recheck the DC Bal and Position control settings for a graticule centered zero volt trace. The test oscilloscope deflection factor is now 2 volts/cm with the graticule centerline representing +100 volts. 5% of 100 volts is 2.5 major CRT divisions.
- b. Change the Type W A Input Coupling to DC and the Vc Range switch to +11, both at the same time. Check that the CRT trace does not move more than  $\pm 2.5$  major divisions from the graticule centerline. (The Type 3S1 +100 volts is more dependent upon the indicator oscilloscope +125 volts than upon the internal +12.2 volts. Variations will occur with different indicators.) Change the Type W A Input Coupling switch to AC and the Vc Range switch back to 0.
- c. With the  $1\times$  probe still connected to TP817, set the Type W Input Atten switch to 10 and the Millivolts/Cm switch to 1. The test oscilloscope deflection factor is now 10 mV/Cm, AC coupled. The 120 Hz ripple content must be no greater than 1 major CRT division peak to peak. Record the value in the Calibration Record and Index.
- d. Disconnect the  $1\times$  Probe from TP817 and return the Type W A Input Coupling to GND.
- e. Disconnect the  $1\times$  probe from Type 3S1 and the Type W unit.

0




Fig. 8-5. Test equipment setup for Steps 3, 5, 6 and 7.

### Type 3S1

CHAN A Display Mode Switch SMOOTH-NORMAL NORMAL INTERNAL TRIGGER SAMPLING MODE TRIGGERED

Channel A

A POSITION Midrange DC OFFSET Midrange (5 turns from either end) mVOLTS/DIV VARIABLE Adjust for display similar to Fig. 8-6 INVERT-NORM NORM

Channel B

**B POSITION** Midrange DC OFFSET Midrange (5 turns from either end)

### Type 3T77A

Horizontal Position Midrange Time/Div Calib detent position Variable Time Expander  $\times 1$ Dots/Div 100 Time Position For display similar to Fig. 8-6

Sweep Mode Manual Scan or Ext Atten

Trigger Sensitivity Triggering Source Recovery Time

Normal Optional

For triggered display

Fully Counterclockwise

### Tunnel Diode Pulser

Power Drive Adjusted for clean negative step output signal

### Connections

Use the GR 874-L20 20-cm air line between the Tunnel Diode Pulser Pulse Output connector and the Type 3S1 A INPUT connector.

### 3. Check Channel A 10% to 90% Risetime

### NOTE

This step may be bypassed if the Type 3S1 has received maintenance and parts replacement that affect the Gate Generator or Sampler Bridge circuit. If no maintenance has been performed, then perform this step as a preliminary to steps 4, 5 and 6.




Fig. 8-6. 0.35 nSec 10% to 90% risetime of Type 3S1, Step 3.

a. Make the connections and control settings as listed following Fig. 8-5. Make certain that the Indicator Oscillo-

scope trace is correctly aligned with the internal graticule, and that the Timing Unit sweep rate (screwdriver front-panel Gain Adjust) is calibrated. See the Timing Unit instruction manual for a proper procedure to assure that the sweep rate is correct for making a fast timing measurement (for example, make certain the first non-linear part of the sweep is off the CRT left edge by proper use of the Time Position or Time Delay control).

b. Adjust the Timing Unit Trigger Sensitivity control for a minimum noise, stable negative pulse display. Use the Time Position and Horizontal Position controls to place the negative step near the graticule center. Then, adjust the Type 3S1 VARIABLE deflection factor control for a step display of 5 divisions from 0% to 100%. Place the 10% point at the graticule vertical centerline, and measure the time between there and the 90% point. Use Fig. 8-6 as an example of a correct 0.35 ns 10% to 90% risetime display.

c. Risetime of the Type 3S1 must be between 0.33 ns and 0.35 ns. If instrument risetime does not fall within these limits, the Type 3S1 may not make transient response limits. If part b above shows the risetime to be within stated limits, steps 4, 5 and 6 may be eliminated and you may proceed directly to step 7. Otherwise proceed to step 4.

d. Turn off the Tunnel Diode Pulser, but leave it connected.

**NOTES** 

8-10




Fig. 8-7. Test setup for Step 4.

### Type 3S1

Display Mode Switch	CHAN A
SMOOTH-NORMAL	NORMAL
INTERNAL TRIGGER	Α
SAMPLING MODE	TRIGGERED

### Channel A

A POSITION	Midrange
DC OFFSET	Zero volts at A OFFSET OUT jack
mVOLTS/DIV	100
VARIABLE	CAL
INVERT-NORM	NORM

### Channel B

B POSITION	Midrange
DC OFFSET	Zero volts at B OFFSET
	OUT jack
mVOLTS/DIV	100
VARIABLE	CAL
INIVERT-NORM	NORM

### Type 3T77A

Horizontal Position	Midrange
Time/Div	Optional
Variable	Calib detent position
Time Expander	×1
Dots/Div	100
Time Position	Optional
Sweep Mode	Normal
Manual Scan or Ext Atten	Optional

### Fully Clockwise

Triggering Source	-Int	
Recovery Time	Fully	Counterclockwise

### Test Oscilloscope

Sweep Rate	1 ms/Div
Triggering	+Line

### Type W

Vc Range	0
Comparison Voltage	Optional
Outer Dial	
Variable Dial	
A Input Coupling	DC
Input Atten	10
Display	A-Vc
Millivolts/Cm	10
Variable	Calib detent position
Position	Adjust in step 4

### Connections

Connect the  $10\times$  probe to the A input connector of the Type W, and attach the probe ground clip to an outer conductor of one of the Type 3S1 front panel GR input connectors. There is no signal input during step 4.

### 4. Adjust Channel A Bridge Volts, R198

- a. Make the connections and control settings listed under Fig. 8-7. The test oscilloscope deflection factor is 1 volt/ cm.
- b. Touch the 10× Probe tip to the A OFFSET OUT jack and carefully adjust the A DC OFFSET control for zero volts as observed on the test oscilloscope CRT. Repeat for Channel B.

Trigger Sensitivity




Fig. 8-8. (A) Correct; (B) incorrect Avalanche Volts (R5) adjustments.

- c. Move the 10× Probe ground clip to a convenient point near TP196, as shown in Fig. 8-7. Attach the probe tip to TP196. The test oscilloscope trace will move upward from its zero signal position. Use the Type W Position control and place the trace two major divisions above the graticule centerline.
- d. Move the 10× Probe tip to TP199. If the BRIDGE VOLTS control is properly adjusted, the trace will move four major divisions down from the position set when measuring the voltage at TP196.

If the voltage difference between TP196 and TP199 is other than 4.0 volts, adjust the A Bridge Volts control, R198




Fig. 8-9. Locations of Avalanche Volts (R5), Snap Off Current (R76) and Channel A Bridge Balance (R192) controls.

(located just below the two test points), until the difference is 4.0 volts.

# Adjust Avalanche Volts Control R5 (On Center Board)

Incorrect Avalanche Volts control adjustment is very obvious through the whole CRT display. Both a correct and an incorrect adjustment are shown in Fig. 8-8. The two displays were caused by approximately 30° difference in setting of the control.

- a. Use the Tunnel Diode Pulser connected in step 3 (Fig. 8-5). Set the Type 3S1 deflection factor to 100 mV/div, and the Timing Unit for 0.2 nS/div sweep rate.
- b. With a small blade screwdriver, adjust the Avalanche Volts control, R5 shown in Fig. 8-9 and located on the Center Board, a few degrees clockwise until the display breaks up as shown in Fig. 8-8. Now back the control a few degrees counterclockwise past the point where the display noise disappears.

The very noisy display is caused by self-oscillation of the Avalanche transistor, Q7. If the Avalanche Volts control is adjusted almost to oscillation, the instrument might become unstable during normal operation. This can be prevented by backing the control at least 5° into the stable region away from oscillation.

c. Turn off the Tunnel Diode Pulser, but leave it connected to Channel A for step 7.

### Adjust Both Channel Bridge Bal Controls: Chan A, R192; Chan B, R492, and Adjust Snap Off Current Control, R76

### NOTE

This step involves interacting adjustments of the Avalanche Volts control R5, and the Snap Off Current control R76, as well as the physical limits of the adjustment range of the two Bridge Bal controls, R192 and R492.

If the bridge diodes of a channel have been replaced during maintenance, the two pair conduction conditions affect this step. (See step 8 for diode replacement conditions.) If, using the procedure below, it is impossible to obtain proper Bridge Bal control adjustment, exchange D137C with D137D (in Channel B, D437C with D437D). Repeat the step. If balance is even more difficult, reverse D137C and D137D again. Now reverse D137A and D137B positions. Repeat the step. By this type of diode position exchange, the Balance controls can be made to operate properly. (Do not exchange diodes between channels, or between the front and rear pairs on one channel.)

- a. Having adjusted the Avalanche Volts as in step 5, free run the Timing Unit. Carefully adjust both the A DC OFFSET and B DC OFFSET controls to deliver zero volts to the two OFFSET OUT jacks. Use the Type W in the test oscilloscope. Set both mVOLTS/DIV controls to 200.
- b. Still displaying Channel A, use the A POSITION control to set the free run trace to the graticule centerline. Change the A mVOLTS/DIV switch to 100, and then to 50 if the trace doesn't move off screen. In either the 100 or the 50 position, adjust the A Bridge Bal control, R192 (location shown in Fig. 8-9) to return the trace to the graticule centerline. It is possible that the control will not have enough range, so leave it at its end of adjustment in the direction that brings the trace closest to the graticule centerline.
- c. Adjust the Avalanche Volts control, R5, to move the free run trace just past the graticule centerline. Advance the A mVOLTS/DIV switch, one step at a time from 50 to 20 to 5, and adjust the A Bridge Bal control so the trace stays at the same vertical position for all positions of the mVOLTS/DIV switch.
- d. Set the Display Mode switch to CHAN B. Use the B POSITION control and set the free run trace to the graticule centerline. Change the B mVOLTS/DIV switch to 100, and then to 50 if the trace doesn't move off screen.
- e. In either the 100 or 50 position, adjust the B Bridge Bal control, R492 (location shown in Fig. 8-10) to return the trace to the graticule centerline. As with Channel A, the B Bridge Bal control may reach the end of its adjustment range before it is properly set.
- f. Set the B Bridge Bal control at the end of its range closest to a correct adjustment, and again adjust the Avalanche Volts control counterclockwise until the trace goes slightly past the graticule centerline.




Fig. 8-10. Location of Channel B adjustment controls.

- g. Advance the B mVOLTS/DIV switch, one step at a time from 50 to 20 to 5, and adjust the B Bridge Bal control so the trace stays at the same vertical position for all positions of the B mVOLTS/DIV switch.
- h. Set the Display Mode switch back to CHAN A and readjust the A Bridge Bal control for no trace shift through the range of the A mVOLTS/DIV switch.

### NOTE

During the second adjustment of the Avalanche Volts control in this step, observe the horizontal portions of the display for changes in noise content. Do not leave the control at a point where the noise is obvious, but rather where it is obvious that the noise is at a minimum. Then complete the Bridge Bal adjustments for both channels.

- i. Set the Type 3S1 Display Mode switch to CHAN A.
- j. Turn the Tunnel Diode Pulser back on and adjust the Timing Unit Trigger Sensitivity control for a stable negative step display. (It may be necessary to adjust the Time Position control to place the negative step in full view.)
- k. Set the Timing Unit for 0.1 ns/div sweep rate and measure the negative step 10% to 90% risetime as in Fig. 8-11. If the risetime is other than 0.35 ns, adjust the Snap Off Current control (R75 in Fig. 8-9). Clockwise rotation increases the time between the 10% and 90% points, and also reduces transient response aberrations. Counterclockwise rotation reduces the time between the 10% and 90% points, and increases the transient response aberrations. Set the control for a risetime of 0.35 ns as shown in Fig. 8-11.
- Repeat the checks of both channel Bridge Bal controls with a free run no signal trace, but do not adjust the Avalanche Volts control unless absolutely necessary. If the




Fig. 8-11. Channel A Risetime, adjusted to 0.35 ns by Snap Off Current control, or Channel B risetime as adjusted by B Bridge Volts control.

Avalanche Volts control must be readjusted, repeat all of step 6 twice.

# 7. Adjust Channel B Risetime Using B Bridge Volts Control, R498

- a. Connect the Tunnel Diode Pulser to the B INPUT connector. Turn it on and set the Type 3S1 controls: INTERNAL TRIGGER to B, Display Mode switch to CHAN B, B mVOLTS/DIV switch to 100. Adjust the Timing Unit for a stable triggered negative step display.
- b. Check the displayed pulse 10% to 90% risetime. If it is other than 0.35 ns, adjust the B Bridge Volts control R498, shown in Fig. 8-10, for a display similar to that of Fig. 8-11. It is permissible to adjust R498 at any position throughout its range, including leaving it at either end. Clockwise rotation decreases the time between the 10% and 90% points and counterclockwise rotation increases the time between the 10% and 90% points.
- c. If the B Bridge Volts control is adjusted, turn off the Tunnel Diode Pulser, free run the Timing Unit, set the B DC OFFSET for zero volts, and readjust the B Bridge Bal control.

**NOTES** 

8-14




Fig. 8-12. Test setup and Blow-By adjustment locations, Step 8.

Type 3S1

Display Mode Switch SMOOTH-NORMAL INTERNAL TRIGGER SAMPLING MODE

CHAN A TRIGGERED

Channel A

(A)

A POSITION

NORMAL OFF

Midrange

DC OFFSET mVOLTS/DIV VARIABLE INVERT-NORM

Channel B

B POSITION DC OFFSET mVOLTS/DIV VARIABLE INVERT-NORM As needed 100 5 Div display NORM

Midrange As needed 100 CAL NORM

### Type 3T77A

Horizontal Position Midrange  $2 \mu Sec$ 

Variable Calib detent position
Time Expander ×1

Dots/Div 10

Time Position Centered negative step, see Fig. 8-13A

Sweep Mode Normal
Manual Scan or Optional
Ext Atten

Trigger Sensitivity
Triggering Source

+ Ext

Recovery Time Fully counterclockwise

### **Connections**

Install the Type 281 TDR Pulser on the A INPUT connector and connect its power cord to one of the PROBE connectors. Connect the Type 281 other connector to the Timing Unit external trigger input connector with a 10 $\times$  and a  $5\times$ 50  $\Omega$  attenuator in series, a 50  $\Omega$  coaxial cable and a GR to BNC adapter. See Fig. 8-12.

# 8. Check and Adjust Both Channel Blow-By Compensations: Chan A, C130-C131-C133; Chan B, C430-C431-C433

- a. Make the connections and preliminary adjustments listed following Fig. 8-12, and obtain a waveform display similar to Fig. 8-13A.
- b. Set the A mVOLTS/DIV switch to 10, and use the A DC OFFSET control to position the negative step to the CRT center. See Fig. 8-13B. Setting the mVOLTS/DIV control to 10 enlarges the display so that each CRT major division is 1% of the original amplitude shown in Fig. 8-13A.
- c. Check the displayed waveform deviation from a straight line. The instrument is within proper blow-by adjustment limits if the display positive and negative peaks fall within two major graticule divisions ( $\pm 1\%$ ). If the peak-to-peak display is greater than 2 major divisions, adjustment of the blow-by capacitors is required.

### NOTE

In the adjustment sequence to follow, C133 has the most obvious effect upon the display. This is because its time constant is considerably longer than that of C130 or C131. C131 effect is seen in the first 1.5 to 2  $\mu$ s of the display. C130 effect is very slight, seen in the first 0.5 to 1  $\mu$ s of the display. Fig. 8-14 shows the effect of each capacitor upon the display. Study it before making any adjustments. It is recommended that adjustments be made to the longer time constant capacitor (C133) first (if the display indicates that need), and then to C131 and C130 in that order C130 and C131 typically adjust correctly when the screw heads are about 1/16 inch to 3/32 inch from the cover plate. C130 typically adjusts correctly at about 1/2 capacitance.

c. Adjust C133 for the best overall flatness of the display. Use an insulated, small screwdriver-bit tool (item 21




Fig. 8-13. Preliminary setup waveforms for Step 8.

of Equipment Required) to make the adjustment. Remove the tool after each adjustment and if necessary, adjust the DC OFFSET control to return the display to the CRT. It is recommended that the final adjustment be not over  $\frac{1}{4}$  to  $\frac{1}{2}$  turn, and then check the display.

- d. After assuring that C133 is properly adjusted, use the adjusting tool and adjust C131. Try 2 or 3 turns the first time, then remove the tool and observe the display change. The adjusting tool makes the display very noisy while in contact with the adjusting screw. Remove the tool to observe the adjustment effect.
- C131 affects both the leading and trailing edges of the display, as shown in Fig. 8-14B.
- e. Change the Timing Unit Dots Per Divisions control to 10 and check that the feedback loop gain is adjusted to unity. If the first dot is considerably above or below the leveled display, set the front panel A or B DOT RESPONSE control to midrange. Then adjust the internal Loop Gain




Fig. 8-14. Blow-By adjustments, Step 8. Sweep Rate: 2  $\mu$ sec/div. Vertical: 1 % per div.

control, R212 (or R512 in Channel B) shown in Fig. 8-12, until the first dot is level with the rest of the display. Return the Timing Unit Dots Per Division control to 100.

f. Adjust C130 several turns at a time, and carefully note the effect upon the display leading edge. The capacitor will probably adjust with the screw closer to the shield than is C131.

Repeat the adjustment of all three capacitors if the display is not flat. Repeat the whole step for Channel B.

### NOTE

If the display flatness cannot be adjusted within one major division (1% total), then the sampling bridge diodes are probably at fault. As a check, and only if one channel can be properly adjusted, diodes from the good channel can be substituted into the channel that does not adjust.

### Sampling Bridge Diode Substitution Conditions

If it is decided to substitute either new diodes, or diodes from a properly adjusted channel into an incorrectly functioning channel, several precautions must be followed.

- 1. Diodes must not be touched by the hands. Use a small plastic diode handling tool, Tektronix Part No. 006-0765-00 (a plastic handling tool is shipped with each set of new diodes). If the diodes are handled by the hands, they must be cleaned with soft dry tissue before installation.
- 2. Diodes are installed in two color coded pairs. One color code is used on the two input diodes, and another color code is used on the two output diodes (output to the Pre-Amp input). Observe the colors, and be certain each pair is used in its proper location. (If the colors of new diodes differ from those in the instrument, the new diodes are packed with correct color coding information so they can be correctly installed.
- 3. The color coding dots are located at the cathode end of the diodes. All diodes are installed with the cathode ends away from C133 (and C433 in Channel B). The input pair are toward the instrument bottom, and the output pair are toward the instrument top, in both channels.
- 4. When substituting diodes between channels, turn the indicator oscilloscope power off. Do not turn the power back on until all diodes are in place in both channels.
- 5. After changing diodes, repeat the Calibration Procedure, beginning with step 5.

### 9. Check Transient Response

This step checks the individual channel transient response at three sweep rates, and should not be performed unless step 8 adjustments produce satisfactory transient response limits for the  $2 \mu s/\text{div}$  display.

- a. Use the equipment connections and 1%/div display of step 8. If step 8 concluded with the Type 281 installed on Channel B, start this step on Channel B.
- b. Set the Timing Unit sweep rate at  $0.2 \,\mu\text{s}/\text{div}$  and obtain a stable display internally triggered on the slope. Horizontally position the display so the negative step starts




Fig. 8-15. Check of transient response. Step 9.

at the graticule left edge. Vertically position the display so the trace passes through the graticule centerline as it passes off the graticule at the right. See Fig. 8-15A. Check that the total display (after the negative step) lies within  $\pm 1$  major division of the graticule centerline.

- c. Note the vertical position of the waveform one major division in from the graticule left edge. Fig. 8-15A shows an example with the trace about 0.1 major division below the graticule centerline.
- d. Change the sweep rate to 20 ns/div and horizontally time position the display (with the Time Position control) as in Fig. 8-15B. Vertically position the right end of the trace to the graticule reference as was noted one division in from the left edge at 0.2  $\mu$ s/div. Fig. 8-15 arrows show the vertical alignment points. Check that the total display lies within  $\pm 1$  major division of the graticule centerline.
- e. Note the vertical position of the waveform one major division from the graticule left edge.
- f. Change the sweep rate to 2 ns/div and horizontally time position the display as in Fig. 8-15C. Vertically position the right end of the trace to the graticule reference as was noted one division in from the left edge at 20 ns/div. Check that the total display lies within the marked aberration limits of Fig. 8-15C.

The procedure just completed maintains the same vertical reference stated in  $0.2 \,\mu\text{s}/\text{div}$  (b above). The reason for the three separate sweep rates is that the sampling process does not have adequate fast resolution at low sweep rates, and by looking at the display three times, full resolution is obtained and observed.

- g. Repeat the procedure for the other channel, changing both the INTERNAL TRIGGER and the Display Mode switches.
  - h. Leave the Type 281 TDR Pulser attached for step 10.

# Adjust Memory Gate Width Control, R52

a. Set the Timing Unit sweep rate to  $2 \mu s/\text{div}$ , the Dots Per Div switch to 10 and trigger internally on the minus slope. Place the Type 281 on the Type 3S1 A INPUT connector and obtain a display similar to Fig. 8-16A.

The test oscilloscope may be required if R52 does not adjust correctly as described in (b) below.

b. Adjust the Memory Gate Width control, R52 shown in Fig. 8-17, for maximum feedback loop gain.

Maximum feedback loop gain is attained when the first dot after a step transition is the farthest from the last dot just before the step transition occurs. This adjusment may not produce unity feedback loop gain, as is shown in Fig. 8-16B, but rather can produce less than (Fig. 8-16A), or more than (Fig. 8-16C) unity gain. It is important that the Memory Gate Width control be adjusted for maximum possible loop gain, regardless of whether unity gain is attained or not.

**8-18** ®




Fig. 8-16. Dot response waveforms for Step 11.




Fig. 8-17. Memory Gate Width control (R52) and test points of Step 10.

### NOTE

If the Memory Gate Width control can be adjusted so that the displayed loop gain obviously passes through maximum, there is no need to do any more of this step. If R52 adjusts near its range limit, or if maintenance has been performed inside the loop, the rest of this step can be performed to assure proper operation of both channels.

c. To check the Memory Gate circuit output pulse, attach the test oscilloscope  $10\times$  Probe to TP58 (see Fig. 8-17).




Fig. 8–18. Test oscilloscope waveforms of Memory Gate Width test points. (Sweep rate: 1  $\mu s/div$ . Vertical: 5 V/div.

Use a  $10 \times$  Probe on the test oscilloscope, and set the controls for 5 volts/div at 1  $\mu$ s/div, +Internally triggered. The test oscilloscope display should be similar to Fig. 8-18A. Fig. 8-18A shows that the signal at TP58 has a flat region at the top.

d. If one channel operates and the other does not, a check of the Memory Gate drive signal to each Memory circuit can be made at TP235 and TP535 shown in Fig. 8-17. The signal at TP235 and TP535 is not flat at the top, but rather should appear similar to Fig. 8-18B.

# 11. Adjust Loop Gain: Chan A, R212: O Chan B, R512

a. Use the Type 281 connected to Channel A as in step 10, with the Timing Unit still at 2  $\mu s$ /div. Change the Timing Unit Dots Per Div switch to 100.

b. The display should be similar to Fig. 8-16B solid line of 100 dots/div. Note the corners at the end of both the positive and negative step transitions. Then go back to 10 dots per division.

c. Set the two front panel screwdriver adjust dot response controls to midrange. Then adjust the Channel A internal loop gain control, shown in Fig. 8-17, so the transition corners are as similar as possible to the corners at 100 dots per division. Check back and forth from 100 to 10 dots per division to be certain the display is correct.

- d. Adjust the front panel A DOT RESPONSE control fully clockwise. The first dot at the top of the transition must be at least 1.05 times the step amplitude. (In the display shown in Fig. 8-16C, the main pulse is about 4.5 divisions; therefore, the first dot must now be at least 4.75 divisions from the pulse bottom.)
- e. Adjust the A DOT RESPONSE control fully counterclockwise. The first dot at the top of the transition must be at least 0.95 times the step amplitude, or less. (In the display shown in Fig. 8-16A, the main pulse is about 4.5 divisions; therefore, the first dot must be at 4.26 divisions or less from the pulse bottom.)
- f. Adjust the A DOT RESPONSE control so the display is the same at both 10 and 100 dots per division, as shown in Fig. 8-16B.
- g. Move the Type 281 to the Type 3S1 B INPUT connector. Change the INTERNAL TRIGGER switch to B, the Display Mode switch to CHAN B, and obtain a stable display.
- h. Check the display corners at the ends of both the positive and negative transitions at 100 dots per division. At 10 dots per division, adjust the Channel B internal Loop Gain control, R512 shown in Fig. 8-17, for correct dot response. Check back and forth between 100 and 10 dots per division to see that the display is correct (similar to Fig. 8-16B).
  - i. Repeat steps d, e, and f on Channel B.

### 12. Check Both Channels Dot Response When Smoothed

a. Use the setup for step 11. Change the Type 3S1 SMOOTH-NORMAL Switch to SMOOTH. Adjust the VARI-ABLE mvolts/div control until the maximum display amplitude is 5 divisions. The display should be similar to Fig.




Fig. 8-19. Dot response, Smoothed. Step 12.

8-20

8-19, with the first dot of each transition not more than 1.5 divisions from the previous dot.

Repeat the same procedure for the other channel.
 Leave the setup for step 13.

### 13. Adjust Smoothing Balance Control: O Chan A, R247; Chan B, R547

a. With or without a signal, but with a free run trace or a triggered display, change the Type 3S1 SMOOTH-NORMAL switch back and forth between its two positions. There should be no vertical shift in the trace between the two switch positions.

b. If the trace does shift vertically, note the trace position with the SMOOTH-NORMAL switch at NORMAL. Change it to SMOOTH and adjust the Smoothing Balance control, R247 (or R547 of Channel B) shown in Fig. 8-20, to move the trace back to its position when the switch was at NORMAL. Repeat this several times until there is no trace shift when the SMOOTH-NORMAL switch position is changed.

c. Repeat for the other channel.

### Adjust Inverter Zero Controls: Chan A, R283; Chan B, R583

a. Remove the Type 281 from the Input connector. Free run the Timing Unit using 100 dots per division. Check that the DC OFFSET control both produce zero volts at the OFFSET OUT connectors. Place the Display Mode switch to CHAN A, both INVERT-NORM switches to INVERT and position the trace vertically to the graticule centerline. Set both VARIABLE mvolt/div controls to CAL.

b. Change the Chan A INVERT-NORM switch to NORM and adjust the Chan A Inverter Zero control, R283 shown in Fig. 8-20, until the trace is again at the graticule centerline. Change the INVERT-NORMAL switch between its two positions and check that the trace remains at the same vertical position.

c. Repeat the above procedure for Chan B with the Display Mode switch at CHAN B, and adjust R583 shown in Fig. 8-20 in the same manner.




Fig. 8-20. Location of Smoothing Bal controls and Inverter Zero controls. Steps 13 and 14.

### NOTES




Fig. 8-21. Test setup for setting digital gain, Step 15.

### Type 3S1

Display Mode Switch	CHAN A
SMOOTH-NORMAL	NORMAL
INTERNAL TRIGGER	A
SAMPLING MODE	TRIGGERED

### Channel A

A POSITION	Midrange
DC OFFSET	Zero Volts Out
mVOLTS/DIV	200
VARIABLE	CAL
INVERT-NORM	NORM

### Channel B

B POSITION	Midrange
DC OFFSET	Zero Volts Out
mVOLTS/DIV	200
VARIABLE	CAL
INVERT-NORM	NORM

### Type 3T77A

Horizontal Position	Midrange
Time/Div	2 µSec
Variable	Calib detent position
Time Expander	×1
Dots/Div	100
Time Position	Optional

Sweep Mode	Normal
Manual Scan or	Optional
Ext Atten	
Triggered Sensitivity	Triggered display
Triggering Source	+Int
Recovery Time	Fully counterclockwise

### 50 Ω Amplitude Calibrator

Volts Control	1.2
Output signal	Square way

### Test Oscilloscope

(Use Type W Plug-In Unit or specially calibrate the vertical unit to better than 1% accuracy at 1 Volt/Div.)

Sweep Rate	10 ms/div
Vc Range	0
Comparison Voltage	
Outer Dial	0
Variable Dial	≈6.5
Input Atten	100
Display	A-Vc
Millivolts/Cm	50

### Connections

Install the  $1\times$  Probe onto the Type W A Input connector. Connect the  $50\,\Omega$  Amplitude Calibrator Output connector to the Type 3S1 A INPUT connector with a  $50\,\Omega$  coaxial cable.

Connect the  $1\times$  Probe ground clip to the Type 3S1 frame near TP313, and connect the probe tip to TP313, as shown in Fig. 8-22.

# Adjust Internal Digital Gain Controls: 0 Chan A, R301; Chan B, R601

### NOTE

The procedure shown here applies even when adjusting the Digital Gain controls while calibrating the Type 3S1 with a Type 567 or Type 568 indicator oscilloscope. By adjusting the digital gain controls in this manner, the instrument is within gain limits for use with all Type 6R1A or Type 230 Digital Units.

- a. Make the connections and control settings listed under Fig. 8-21. Obtain a stable display on both the sampling system and the test oscilloscope.
- b. Set the Type W Vc Range switch to +1.1 and use the Variable Comparison Voltage dial to set the test oscilloscope display bottom to the graticule centerline.

Set the Type W Millivolts/Cm switch to 5 and position the display bottom to the graticule centerline. Read and record the Comparison Voltage.

- c. Set the Type W Comparison Voltage outer dial to 1, and turn the Variable dial counterclockwise until the test oscilloscope display top is at the graticule centerline. Read and record the Comparison Voltage.
- d. Subtract the two Comparison Voltage recorded values. The difference should be 1.2 volts. If it is other than 1.2 volts, adjust the Type 3S1 internal Digital Gain control, R301 shown in Fig. 8-22, until the two voltage readings are 1.2 volts different.

### NOTE

The signal at both TP301 and TP601 is required to be within 3% when the INVERT-NORM switch is at NORM, for all positions of the mVOLTS/DIV switches. The  $50 \Omega$  Amplitude Calibrator Volts control provides the proper signal amplitudes so it and the mVOLTS/DIV controls track, and the Type W display will always be 1.2 volts, ±3%. If any switch position is outside its tolerance, a second adjustment of the Digital Gain control may bring all values within proper limits. When checking all positions of the mVOLTS/DIV controls, it will be necessary to externally trigger the sampling Timing Unit from the 50 \, \Omega \, Amplitude Calibrator Trigger Output connector. The accuracy of the signal at both TP301 and TP601 is required to be within 5% when the INVERT-NOM switch is at INVERT. Record the signal at all positions of the mVOLTS/DIV switch.

- e. Repeat the step for Channel B; test points and adjustments are shown in Fig. 8-22.
  - f. Leave the equipment setup for step 16.




Fig. 8-22. Test points and adjustments for Step 15.

# Check A OUT and B OUT Signals (AC Signal Only)

- a. With the 50  $\Omega$  Amplitude Calibrator still connected to Channel B, move the test oscilloscope 1 $\times$  Probe to the front panel B OUT connector.
  - b. Set the Type W controls:

Vc Range	0
Input Atten	10
Coupling	DC
Millivolts/Cm	50
Comparison Voltage	
Outer Dial	0
Variable Dial	0
Display	A-Vc

c. Set the 50  $\Omega$  Amplitude Calibrator Volts control to 1.2 and both Type 3S1 mVOLTS/DIV controls to 200.

The test oscilloscope display should be 2.4 divisions peak to peak, starting near zero and going negative.

d. Set the Type W Vc Range switch to —1.1 and the Millivolts/Cm switch to 5. Adjust the Comparison Voltage variable dial until the display top is at the graticule centerline. Read and record the comparison voltage.

- e. Set the Type W Comparison Voltage outer dial to 1, and adjust the Variable dial until the display bottom is at the graticule centerline. Read and record the comparison voltage.
- f. Subtract the two comparison voltages to obtain the B OUT signal amplitude. It must be 1.2 volts  $+1\,\%$  to -3%. The actual voltage must be within 2% of the input voltage (with the controls as set), but the Type W 1  $M\Omega$  input resistance loads the signal output  $10\,k\Omega$  source impedance 1%. The A OUT and B OUT zero signal portion of the display (test oscilloscope display top) will probably not be at zero volts when the OFFSET OUT jack voltage is zero. This is normal. No limits are given for this condition, but the difference from zero will usually be only a fraction of a volt.
- g. Change the Type 3S1 Display Mode switch to CHAN A. Move the 50  $\Omega$  Amplitude Calibrator signal cable to the A INPUT connector. Change the INTERNAL TRIGGER switch to A and obtain a stable display.
- h. Move the test oscilloscope  $1 \times$  Probe to the A OUT connector and repeat part (c) on Channel A. The same limits apply.

### NOTE

The checks just completed test the feedback loop overall gain in accordance with Section 1 of this manual. The procedure does not call out or use the formula of Section 1, but the control settings take Section 1 into account so the test is valid. If the A OUT or B OUT signals are more than 3% low, use a good resistance bridge and check R298 and R299 in Channel A, or R498 and R599 in Channel B as a likely source of the error. (See the Maintenance section for parts location pictures.)

i. The 50  $\Omega$  Amplitude Calibrator and test oscilloscope are both used in step 17.

### Check VERT GAIN Control Range and Set VERT GAIN, R764

- a. Connect the 50  $\Omega$  Amplitude Calibrator to the Type 3S1 B INPUT connector. Set the calibrator Volts control to 1.2.
- b. Set the Type 3S1 mVOLTS/DIV controls to 200, the VERT GAIN control fully counterclockwise and both VARI-ABLE controls to CAL. Set the INTERNAL TRIGGER switch to B and obtain a stable display at 2  $\mu$ sec/div.
- c. Set the test oscilloscope to operate with a  $1 \times$  Probe, DC Coupled input, and a vertical deflection factor of 2 volts/div.
  - d. Set Type W controls:

Input Atten	100
Millivolts/Cm	20
Comparison Voltage	
Outer Dial	0
Variable Dial	≈8.0
Vc Range	0




Fig. 8-23. Step 17 test points.

- e. Connect the  $1\times$  Probe ground clip to the instrument back panel and touch the tip to Pin 3 of P12 (the vertically mounted interconnecting plug). See Fig. 8-23A for probe location.
- f. Set the Type W Vc Range switch to +1.1, adjust the test oscilloscope triggering controls for a stable display at 10 ms/cm, and read the peak to peak amplitude of the test oscilloscope display. (DC coupling is used here to avoid the AC coupling differentiation of the signal, and the Type W Comparison Voltage as a display offset control to bring the signal into view.)
  - g. Record the signal voltage.
- h. Change the Type W Input Atten switch to 1000, and the Comparison Voltage outer dial to 1 (deflection factor now 20 volts/div). Move the 1× Probe to measure the signal at Pin 17 of P11 (the horizontally mounted interconnecting plug). See Fig. 8-23B for probe location.

- With the Type W Vc Range switch at +1.1, measure and record the peak to peak display amplitude measured on the test oscilloscope.
- j. Divide the larger number into the smaller number (of f) to obtain a gain figure. The gain must be equal to or less than 9. If the gain is greater than 9, either the VERT GAIN control resistance is low, or R777 resistance is high. (R777 is the Output Amplifier feedback resistor.)
- k. Set the Type 3S1 VERT GAIN control fully clockwise and again measure the test oscilloscope display peak to peak voltage. Divide this voltage into the smaller number (of f) to obtain a gain figure. The gain must be equal to or greater than 13. If the gain is less than 13, either the VERT GAIN control still admits resistance in the circuit, or R777 is low in value.
- Set the VERT GAIN control so the Type 3S1 indicator oscilloscope display is exactly 6 divisions peak to peak.
- m. The test oscilloscope is not used in step 18. Set the Type W Vc Range switch to 0, and remove the probe from the Type 3S1.

### 18. Adjust A-B Bal Control, R756 (Channel A Vert Gain)

- a. Move the 50  $\Omega$  Amplitude Calibrator signal to the Type 3S1 A INPUT connector. Set the INTERNAL TRIGGER switch to A, and the Display Mode switch to CHAN A. Obtain a stable display.
- b. Adjust the A-B Bal control, R756 shown in Fig. 8-24, for a display exactly 6 centimeters peak to peak on the indicator oscilloscope CRT.
  - c. Leave the equipment as connected.

### Check mVolts/Div VARIABLE Control Range and UNCAL Lamps

- a. Use the 50  $\Omega$  Amplitude Calibrator as connected to Channel A at the last step (1.2-volt signal).
- b. Turn the Channel A VARIABLE control fully counterclockwise and note the indicator oscilloscope display peakto-peak amplitude. The display should be equal to or less than 0.7 times the CAL amplitude (6 div at CAL; ≤4.2 div with VARIABLE fully ccw).
- c. Change the  $50\,\Omega$  Amplitude Calibrator Volts control to .6. Obtain a stable 3-division indicator oscilloscope display.
- d. Turn the Channel A VARIABLE control fully clockwise and note the indicator oscilloscope display peak to peak amplitude. The display should be equal to or greater than 2.5 times the CAL amplitude (3 div at CAL; ≥7.5 div VARIABLE fully cw).

### NOTE

Step 19 check is significant after maintenance and changing of a VARIABLE control. If the display amplitude cannot be reduced to 70% of the CAL display amplitude, the control resistance is




Fig. 8-24. A-B Bal control location, Step 18. Vertical Centering control location, Step 20.

- low. If the display amplitude cannot be expanded 2.5 times the CAL amplitude, either there is resistance remaining in the control, or the Inverter Amplifier gain is low.
- e. Set the Type 3S1 Display Mode switch to CHAN B, the INTERNAL TRIGGER control to B, and move the signal cable to the B INPUT connector.
- f. Set the 50  $\Omega$  Amplitude Calibrator Volts control to 1.2 and repeat b and c on Channel B.
- g. Check that the neon UNCAL lamps both operate when the associated mVolts/Div VARIABLE control is turned away from its CAL detent position. If a control white dot is not in agreement with the detent position, reposition the knob on the shaft.

# Adjust Vertical Centering R766 and Check Vertical Position Indicating Lamps

- a. Remove any signal from the two input connectors. Free run the Timing Unit. Set both INVERT-NORMAL switches halfway between their normal positions and set the Display Mode switch to DUAL-TRACE.
- b. Move both DC OFFSET controls. Neither trace should move. If one trace or the other moves, the associated INVERT-NORM switch is not properly between positions.
- c. Set both POSITION controls halfway between the ends of rotation. If either white dot does not rest at top center, reposition the knob to locate the spot at the center position.
- d. Check that the two traces appear near each other, but that they do not blend into one. Adjust the Vertical Centering control R766 (shown in Fig. 8-24) until the two traces straddle the graticule centerline.
- e. Set both INVERT-NORM switches to NORM and the Display Mode switch to CHAN A. Move the trace above and below the graticule center horizontal line and check that the proper lamp is lighted by the time the trace has moved one division away from the centerline.




Fig. 8-25. Test setup for Step 21.

### Type 3S1

Display Mode Switch	CHAN A
SMOOTH-NOMAL	NORMAL
INTERNAL TRIGGER	A
SAMPLING MODE	FREE RUN

### Channel A

A POSITION	Midrange
DC OFFSET	Optional
mVOLTS/DIV	200
VARIABLE	CAL
INVERT-NORM	NORM

### Channel B

B POSITION	Midrange
DC OFFSET	Optional
mVOLTS/DIV	200
VARIABLE	CAL
INVERT-NORM	NORM

### Type 3T77A

Horizontal Position	Midrange
Time/Div	2 μSec
Variable	Calib detent position
Time Expander	×1
Dots/Div	100
Time Position	Optional

Sweep Mode	
Manual Scan or	
Ext Atten	
Trigger Sensitivit	y

Triggering Source Recovery Time Normal Optional

Fully Clockwise

Fully Counterclockwise

### Test Oscilloscope

Sweep Rate	10 μsec/div	
Triggering	+Internal	
Vertical	10 mVolts/div (includ-	
	ing 1× Probe)	

### Connections

Place a 1× Probe on the Type W A Input connector.

# 21. Check and Adjust 100 kHz Free Run Frequency

a. Make the connections and control settings as stated following Fig. 8-25. Insert the coil adjusting tool (item 22 of equipment required) into L24, and hold the  $1\times$  Probe tip near L24, as shown in Fig. 8-25.

b. Obtain a stable test oscilloscope triggered display similar to Fig. 8-26. The signal coupling is through capacitance to the probe tip only, therefore it is not loading the oscillator circuit. c. If the display produces other than 10 cycles in 10 divisions, adjust L24 until the Free Run oscillator frequency does produce 10 cycles in 10 divisions.

### NOTE

As long as the Type 3S1 SAMPLING MODE switch is at FREE RUN, there will be no sampling display when the Timing Unit is a sampling unit. There can be a display if the Timing Unit is a real-time time base.

d. Remove the adjusting tool and the probe tip from the vicinity of L24. Leave the  $1\times$  Probe connected to the Type W unit. Set the Type 3S1 SAMPLING MODE switch to TRIGGERED.




Fig. 8-26. Test oscilloscope display of Free Run oscillator frequency.

# **NOTES**




Fig. 8-27. Equipment and connections used in Step 22. Same equipment used in Step 23.

### Type 351

Display Mode Switch	CHAN A
SMOOTH-NORMAL	NORMAL
INTERNAL TRIGGER	A
SAMPLING MODE	TRIGGERED

### Channel A

A POSITION	Midrange		
DC OFFSET	Zero volts out		
mVOLTS/DIV	200		
VARIABLE	CAL		
INVERT-NORM	NORM		

### Channel B

B POSITION	Midrange	
DC OFFSET	Zero volts out	
mVOLTS/DIV	200	
VARIABLE	CAL	
INVERT-NORM	NORM	

### Type 3T77A

Horizontal Position Time/Div	Midrange 2 uSec
Variable	Calib detent position
Time Expander	×1
Dots/Div	100

Time Position	Optional
Sweep Mode	Normal
Manual Scan or	Optional
Ext Atten	
Trigger Sensitivity	Triggered display
Triggering Source	—Int
Recovery Time	Fully Counterclockwise

### 50 $\Omega$ Amplitude Calibrator

Volts	.6

### Test Oscilloscope

Optional

Triggering		Free	Run	Trace
	Туре	W		
Input Atten		1		
Millivolts/Cm		50		
Comparison Voltage				
Outer Dial		6		
Variable Dial		0.00		
Vc Range		0		
Input Coupling		DC		
Display		A-V	'c	

### Connections

Sweep Rate

Place a  $1\times$  Probe on the Type W A Input connector. Connect the 50  $\Omega$  Amplitude Calibrator Output connector

to the Type 3S1 A INPUT connector with a 50- $\Omega$  coaxial cable. Connect the 1 $\times$  Probe ground clip to the outer conductor of one of the Type 3S1 input connectors and touch the probe straight tip to the A OFFSET OUT jack.

### 22. Check Offset Circuit Operation

- a. Make the connections and control settings called out following Fig. 8-27. Set the Type 3S1 Channel A DC OFF-SET control so the test oscilloscope free run trace rests at zero volts.
- b. Set the Type W Input Atten switch to infinity, and make certain the  $1 \times$  Probe tip remains connected to the A OFFSET OUT jack. (If the probe tip loses its circuit connection, the test oscilloscope trace will probably go off screen.)
- c. Obtain a stable triggered display on the Type 3S1 indicator oscilloscope CRT. Adjust the A POSITION control so the square wave top is exactly at the graticule centerline.
- d. Set the Type W Vc Range switch to —11, and then turn the Type 3S1 Channel A DC OFFSET control clockwise until the square wave display bottom is exactly at the indicator oscilloscope graticule centerline. The test oscilloscope free run display should now be visible on the CRT. The deflection factor is 50 mV/div, or 0.833% per division; 1% is 1.2 major divisions. The trace must not be more than 2.4 divisions away from the graticule centerline, or not more than ±2%.
- e. Set the Type W Comparison Voltage outer dial to 10, and turn the Type 3S1 Channel A DC OFFSET control farther clockwise. The test oscilloscope trace must go upward past the graticule centerline before the DC OFFSET control reaches the end of its range, and the Type 3S1 square wave display bottom must go upward past the indicator oscilloscope plus 2-division graticule line (a total vertical travel of over 5 divisions).
- f. Set the Type W Input Atten switch to 1, and remove the  $1\times$  Probe tip from the Type 3S1 A OFFET OUT jack. Set the Type W Vc Range switch to 0.
- g. With the Type 3S1 Channel A DC OFFSET control, return the square wave display so the top is at the graticule centerline: This set the DC OFFSET OUT voltage to essentially zero. Use the Type 3S1 A POSITION control and set the square wave display bottom at the plus 2-division graticule line.
- h. Turn the Type 3S1 Channel A DC OFFSET control counterclockwise. The square wave display bottom must pass the minus 3-division graticule line before the control reaches the end of its range (a total downward travel of over 5 divisions).
- i. Move the 50  $\Omega$  Amplitude Calibrator signal cable to the Type 3S1 B INPUT connector, and repeat the whole procedure on Channel B.




Fig. 8-28. Test oscilloscope probe positions for Step 23.

### 23. Check Internal Trigger Pickoff Signal Amplitude

- a. Use the same equipment as connected at the end of step 22. The test oscilloscope deflection factor remains 50 mV/div. Change its sweep rate to 10  $\mu$ s/div. Set the Type 3S1 INTERNAL TRIGGER switch to OFF. The 50  $\Omega$  Amplitude Calibrator connected to the B INPUT connector should be delivering a 0.6-volt square wave.
- b. Turn the Type 3S1 upside down. Connect the test oscilloscope  $1 \times$  Probe ground clip to the Type 3S1 chassis near the front panel, and touch the straight probe tip to the INTERNAL TRIGGER switch at the end of the coaxial cable that comes out of the B INPUT connector trigger pickoff. The proper probe tip position is shown in Fig. 8-28A.
- c. Adjust the test oscilloscope triggering for a stable square wave display. The display peak to peak amplitude must be at least one division (12% = 0.96 divisions).
- d. Move the 50  $\Omega$  Amplitude Calibrator signal cable to the Type 3S1 A INPUT connector. Move the  $1\times$  Probe tip to the end of the coaxial cable that cames out of the A INPUT connector trigger pickoff. The proper probe tip position is shown in Fig. 8-28B. The test oscilloscope square wave display must be at least one division peak to peak.
- e. Remove the  $1\times$  probe and the coaxial signal cable from the Type 3S1.




Fig. 8-29. Equipment and connections for Step 24.

### Type 3S1

Display Mode	e Switch	CHAN A
SMOOTH-NO	RMAL	NORMAL
INTERNAL TRI	GGER	Α
SAMPLING ME	ODE	TRIGGERED

### Channel A

A POSITION	Midrange
DC OFFSET	Midrange, centered
mVOLTS/DIV	200
VARIABLE	CAL
INVERT-NORM	NORM

### Channel B

B POSITION	Midrange	
DC OFFSET	Midrange, centered	
mVOLTS/DIV	200	
VARIABLE	CAL	
INVERT-NORM	NORM	

### Type 3T77A

Horizontal Position	Midrange
Time/Div	2 μSec
Variable	Calib detent positio

Time Expander	×1
Dots/Div	100
Time Position	Optional
Sweep Mode	Normal
Manual Scan or Ext Atten	Optional
Trigger Sensitivity	Triggered Display
Triggering Source	+ Int
Recovery Time	Fully counterclockwise

### Type 106

Repetition Rate Range	100 kHz
Multiplier	1
Output selector	Fast Rise
+Transition Amplitude	Midrange

### Connections

Install a 50  $\Omega$  coaxial cable between the Type 106 +Output connector and the Type 3S1 A INPUT connector. Use a GR to BNC male adapter at the Timing Unit external trigger input connector.

# 24. Check Trace Baseline Shift, 100 kHz to 30 Hz

a. Make the connections and control settings called out under Fig. 8-29. Adjust the Timing Unit for a stable trig-

gered display. Set the Type 106 + Transition Amplitude control for a one-division peak to peak display (200 mV).

- b. Move the 50  $\Omega$  coaxial cable output end to the Timing Unit External Input connector and change the trigger selector switch to +External. The indicator display should now be a no-signal trace.
- c. Set the Type 3S1 Channel A mVOLTS/DIV switch to 5 (it may be necessary to adjust the DC OFFSET control as the mVOLTS/DIV control is advanced, in order to keep the trace on the CRT). Position the trace to the graticule centerline.
- d. Change the Type 106 signal rate to 30 Hz by setting the Repetition Rate Range switch to  $10 \, \text{Hz}$ , and the Multiplier control to 3. The Type 3S1 indicator oscilloscope display must not move from the graticule centerline more than  $10 \, \text{mV}$ , or no more than  $\pm 2 \, \text{major}$  divisions.
  - e. Repeat the above procedure for Channel B.

### NOTE

Should either channel shift more than 10 mV vertically, and if such a shift is undesirable for the use the instrument will receive, change the four sampling gate diodes. Repeat this whole procedure beginning with step 4.

f. Leave the Type 106 connected to the Timing Unit for step 25.

### 25. Check Memory Slash (Dot Drift) at 20 Hz

- a. With the equipment as connected at the end of step 24, set both Type 3S1 mVOLTS/DIV switches to 200. Set the Type 106 output to 20 Hz by setting the Multiplier control to 2. Set the Timing Unit Dots Per Div switch to 10 and check the indicator oscilloscope CRT focus for a display of sharp dots.
- b. Check that the indicator oscilloscope dots do not move vertically more than 0.1 major division (a minor graticule division is 0.2 major division).

If the dots do drift more than 0.1 major division (appears as a long dot, vertically), either the Memory diodes require replacement, or more likely, the Smoothing Balance adjustment is incorrect. Also, the Memory Field Effect Transistor or diodes D276-D277 can cause the dot slash. Perform the maintenance, and then repeat step 13 of this procedure.

c. Set the Display Mode switch to CHAN A and check the dot slash for Channel A. The dots must not be longer than 0.1 major division.

NOTES




Fig. 8-30. Equipment and connections for Step 26.

## Control Settings

#### Type 3S1

Display Mode Switch	DUAL TRACE
SMOOTH-NORMAL	NORMAL
INTERNAL TRIGGER	A
SAMPLING MODE	TRIGGERED

#### Channel A

A POSITION	Midrange
DC OFFSET	Centered display
mVOLTS/DIV	100
VARIABLE	CAL
INVERT-NORM	NORM

#### Channel B

B POSITION	Trace as in Fig. 8-31
DC OFFSET	Zero volts at B OFFSET OUT jack
mVOLTS/DIV	2
VARIABLE	CAL
INVERT-NORM	NORM

#### Type 3T77A

Horizontal Position	Midrange
Time/Div	.5 nsec
Variable	Calib detent Position
Time Expander	×1




Fig. 8-31. Interchannel crosstalk waveforms. Step 26.

Dots/Div	100
Time Position	Display as in Fig. 8-31
Sweep Mode	Normal
Manual Scan or Ext Atten	Optional
Trigger Sensitivity	Triggered display
Triggering Source	—Int
Recovery Time	Fully counterclockwise

#### **Tunnel Diode Pulse Generator**

On, with bias set for clean display

#### Connections

Connect the Tunnel Diode Pulse Generator Pulse Output connector to the Type 3S1 A INPUT connector with a GR 874-L20, 20 cm 50  $\Omega$  coaxial air line. Install a 50  $\Omega$  termination on the Type 3S1 B INPUT connector.

## 26. Check Interchannel Crosstalk

a. Make the connections and control settings listed under Fig. 8-30. It may be necessary to adjust the Channel A DC OFFSET control to position the display correctly. Adjust the Timing Unit Trigger Sensitivity control for a stable display. The Tunnel Diode Pulse Generator negative pulse and Channel B trace should both be visible, similar to Fig. 8-31.

The maximum peak to peak signal permitted to show in the Channel B trace is 1% of the Tunnel Diode Pulser signal amplitude at the step transition. The crosstalk can show anywhere following the negative step.

There is no need to reverse channels, as the crosstalk circuit is identical, and the display should be very similar.




Fig. 8-32. Equipment and connections for Step 27.

#### Control Settings

#### Type 3S1

Display Mode Switch	DUAL TRACE
SMOOTH-NORMAL	SMOOTH
INTERNAL TRIGGER	A
SAMPLING MODE	TRIGGERED

#### Channel A

A POSITION	Midrange
DC OFFSET	Display as in Fig. 8-33/
mVOLTS/DIV	100
VARIABLE	CAL
INVERT-NORM	NORM

#### Channel B

B POSITION	Midrange
DC OFFSET	Display like Fig. 8-33A
mVolts/DIV	100
VARIABLE	CAL
INVERT-NORM	NORM

#### Type 3T77A

.,,,	
Horizontol Position	Midrange
Timve/Div	1 nsec
Variable	Calib detent Position
Time Expander	×10
Dots/Div	100
Time Position	Display as in Fig. 8-33A

display
erclockwise

#### **Tunnel Diode Pulse Generator**

On, with bias set for clean display

#### Connections

Connect two 5 ns signal delay 50  $\Omega$  coaxial cables to a GR 874-T. Install the Tee onto the Tunnel Diode Pulse Generator Pulse Output connector. Install the cables other ends to the two Type 3S1 input connectors.

#### 27. Check Co-Channel Time Coincidence

#### NOTE

This step shauld be performed any time there has been maintenance applied to the input circuits, or to the circuit between the gate generator and a sampling bridge. If a delay line is changed or if T139 (T439) is changed, perform this setup. Minor changes in the time coincidence error can be made by changing the length of the leads to T139 (T439). For example, if Channel A is over 30 ps later than Channel B, shortening the leads of T139 will reduce the time coincidence error.




Fig. 8-33. Calculating the Co-Channel time coincidence error, Step 27.

- a. Make the connections and control settings listed following Fig. 8-32. Adjust the Timing Unit Trigger Sensitivity control for a stable display. Adjust the Time position control for a centered display.
- b. Carefully position the two displays so they occupy the same vertical position in their horizontal parts. This leaves only their horizontal difference obvious.
- c. Measure and record the time difference between the two displays at the 50% amplitude points (the sweep rate is 100 ps/div).
- d. Move the Channel B display vertically and note whether it is on the right or left of the Channel A display.
- e. Reverse the signal cables to the Type 3S1 two input connectors and again measure and record the time difference between the two displays at their 50% points.
- f. Move the Channel B display vertically and note whether it is on the right or left of the Channel A display.

#### Calculating the Time Coincidence Error

If the two display did not interchange position when the input cables were reversed, add the two recorded times and divide by 2 to obtain the time coincidence number. See Fig. 8-33B.

If the two displays did interchange position when the input cables were reversed, subtract the two recorded times and divide by 2 to obtain the time coincidence number. See Fig. 8-33C.

The time coincidence error must not be greater than 30 ps.




Fig. 8-34. Equipment and connections for Step 28.

C	C	
Contro	Settings	

## Type 3S1

Display Mo	de Switch
SMOOTH-N	ORMAL
INTERNAL	TRIGGER
SAMPLING	MODE

CHAN A NORMAL OFF TRIGGERED

## Channel A

AP	OSITION
DC	OFFSET

Midrange

Zero volts at A OFFSET

mVOLTS/DIV VARIABLE INVERT-NORM

OUT CAL NORM

## Channel B

B POSITION DC OFFSET

Midrange

mVOLTS/DIV

Zero volts at B OFFSET OUT 2

VARIABLE INVERT-NORM

CAL NORM

#### Type 3T77A

Horizontal Position Time/Div Variable Time Expander

1 nSec Calib detent position  $\times 1$ 100

Midrange

Dots/Div Time Position Sweep Mode Manual Scan or Ext Atten

Optional Normal Optional

Trigger Sensitivity Triggering Source Recovery Time

**Fully Clockwise** Optional Fully clockwise

#### Type 106

Repetition Rate Range Multiplier

100 Hz 1 (100 Hz signal) Fast Rise

Output Selector Switch + Transition Amplitude




Fig. 8-35. Tangential noise measurement displays. SMOOTH-NORMAL switch at NORMAL. Step 28.




Fig. 8-36. Tangential noise measurement, SMOOTH-NORMAL switch at SMOOTH. Step 28.

#### **Connections**

Install a  $2\times$  attenuator at the Type 106+ Output connector. Install a  $50\,\Omega$  coaxial cable to the  $2\times$  attenuator Install two  $10\times$  attenuators on the cable end, and connect the attenuators to the Type 3S1 A INPUT connector.

## 28. Check Tangential Noise

#### NOTE

When making a visual noise reading from a sampling display, the eye interprets a noise value which is neither the RMS nor the peak to peak value. Since most observers agree that the displayed noise value is approximately 3 times the RMS value, the Tangential Noise here defined

**(A)** 

- is 3 times the RMS value. (The measurement technique given produces acceptable agreement between various operators as to the instrument's noise value.)
- a. Make the connections and set the controls as listed under Fig. 8-34. Obtain a display similar to Fig. 8-35A where two traces are obvious. This is really a display of the square wave generator signal amplitude, highly attenuated.
- b. Reduce the Type 106 output amplitude until the two traces blend together as one wide trace as shown in Fig. 8-35B.
- c. Remove the two  $10\times$  attenuators from the signal cable and set the Channel A mVOLTS/DIV control to 50. Install the signal cable back onto the A INPUT connector. The display will be two lines, similar to Fig. 8-35C. The display deflection factor for noise is now 0.75 mV. Thus, the 2 mV tangential noise limit requires that the two traces be no more than  $2^2/_3$  divisions apart.

#### **Determining Tangential Noise Deflection Factor**

The noise displays have a noise deflection factor based upon the signal amplitude, the Type 3S1 mVOLTS/DIV switch setting, the fact that the final trace separation is twice the RMS noise, and that the tangential noise is then 3 times the RMS noise. The setting of the square wave generator signal amplitude so that the two traces appear as one sets the trace separation to twice the RMS noise. The procedure used here then permits a noise deflection factor to be determined by dividing the input 50 mV/div deflection factor by 100 (the change in signal amplitude caused by removing two  $10\times$  attenuators), dividing again by 2 (trace

- separation is twice the RMS noise) and then multiplying by 3 (tangential noise is 3 times the RMS noise). This gives a tangential noise deflection factor of 0.75 mV/Div.
- d. Reinstall the two 10× attenuators in the signal cable path. Set the Channel A mVOLTS/DIV switch to 2. Set the SMOOTH-NORMAL switch to SMOOTH and reduce the square wave generator output until the two traces blend as one, similar to Fig. 8-36A. (The Type 106 output amplitude should now be less than in (b) above.)
- e. Remove the two  $10\times$  attenuators from the signal path and set the Channel A mVOLTS/DIV switch to 50. Reconnect the signal cable. The two traces must not be more than 1.3 divisions apart.

#### NOTE

If noise is excessive, the Avalanche Volts control requires adjustment. Do not change the Avalanche Volts control until after checking Channel B noise. Then, the noisier channel dictates the needed noise reduction.

f. Move the signal cable to the Type 3S1 B INPUT connector; set the Display Mode switch to CHAN B, and repeat the whole step on Channel B.

#### NOTE

If it is decided to readjust the Avalanche Volts control, again perform steps 5, 6, 10 and 11.

Turn off the indicator oscilloscope power, remove the flexible extension cable and insert the Type 3S1 into the oscilloscope. The Type 3S1 is ready for use.

# **NOTES**

# ABBREVIATIONS AND SYMBOLS

A or amp	amperes	1	ınductance
AC or ac	alternating current	λ	lambda—wavelength
AF	audio frequency	<u> </u>	large compared with
α	alpha—common-base current amplification factor	<	less than
AM	amplitude modulation	< LF	low frequency
≈	approximately equal to	lg	length or long
β	beta-common-emitter current amplification factor	LV	low voltage
внв	binding head brass	М	mega or 10 <sup>6</sup>
BHS	binding head steel	m	milli or 10 <sup>-3</sup>
BNC	baby series "N" connector	$M\Omega$ or meg	megohm
X	by or times	$\mu$	micro or 10 <sup>-6</sup>
C	carbon	mc	megacycle
C	capacitance	met.	metal
cap.	capacitor	MHz	megahertz
cer	ceramic	mm	millimeter
cm	centimeter	ms	millisecond
comp conn	composition connector	mtg hdw	minus mounting hardware
~	cycle	n n	nano or 10 <sup>-9</sup>
c/s or cps	cycles per second	 ло. ог #	number
CRT	cathode-ray tube	ns ns	nanosecond
csk	countersunk	OD	outside diameter
$\Delta$	increment	ОНВ	oval head brass
dB	decibel	OHS	oval head steel
dBm	decibel referred to one milliwatt	$\Omega$	omega—ohms
DC or dc	direct current	ω	omega—angular frequency
DΕ	double end	р	pico or 10 <sup>-12</sup>
0 -	degrees	/	per
。c	degrees Celsius (degrees centigrade)	%	percent
°F °K	degrees Fahrenheit	PHB	pan head brass
	degrees Kelvin	$\boldsymbol{\phi}$	phi—phase angle
dia	diameter	π	pi—3.1416
÷ div	divide by	PHS	pan head steel
EHF	division	· <u>+</u>	plus
elect.	extremely high frequency	PIV	plus or minus
EMC	electrolytic	plstc	peak inverse voltage plastic
EMI	electrolytic, metal cased electromagnetic interference (see RFI)	PMC	paper, metal cased
EMT	electrolytic, metal tubular	poly	polystyrene
	epsilon—2.71828 or % of error	prec	precision
ε ≥ ext	equal to or greater than	PT	paper, tubular
₹	equal to or less than	PTM	paper or plastic, tubular, molded
ext	external	pwr	power
F or f	farad	Q	figure of merit
F & 1	focus and intensity	RC	resistance capacitance
FHB	flat head brass	RF	radio frequency
FHS	flat head steel	RFI	radio frequency interference (see EMI)
Fil HB	fillister head brass	RHB	round head brass
Fil HS	fillister head steel	PLIC	rho—resistivity
FM '	frequency modulation	RHS	round head steel
ft	feet or foot	r/min or rpm RMS	revolutions per minute
G	giga or 10 <sup>9</sup>	s or sec.	root mean square second
g Ge	acceleration due to gravity	SE	single end
GHz	germanium gigahertz	Si	silicon
GMV	giganerrz guaranteed minimum value	SN or S/N	serial number
GR	General Radio	« », · · ·	small compared with
>	greater than	Т	tera or 10 <sup>12</sup>
Ĥorh	henry	TC	temperature compensated
h	height or high	TD	tunnel diode
hex.	hexagonal	THB	truss head brass
HF	high frequency	θ	theta—angular phase displacement
ННВ	hex head brass	thk	thick
HHS	hex head steel	THS	truss head steel
HSB	hex socket brass	tub.	tubular
HSS	hex socket steel	UHF	ultra high frequency
HV Hz	high voltage	V	volt
ID	hertz (cycles per second)	VAC	volts, alternating current variable
IF.	inside diameter	var VDC	variable volts, direct current
in.	intermediate frequency inch or inches	VHF	very high frequency
incd	inch or inches incandescent	VSWR	voltage standing wave ratio
∞	infinity	W	watt
	internal	w	wide or width
int			
rnr C		w/	with
J <sup>nr</sup> <sub>k</sub>	integral	w/ w/o	with without
Γ k k Ω			
<b>√</b>	integral kilohms or kilo (10 <sup>3</sup> )	w/o	without

## PARTS ORDERING INFORMATION

Replacement parts are available from or through your local Tektronix, Inc. Field Office or representative.

Changes to Tektronix instruments are sometimes made to accommodate improved components as they become available, and to give you the benefit of the latest circuit improvements developed in our engineering department. It is therefore important, when ordering parts, to include the following information in your order: Part number, instrument type or number, serial or model number, and modification number if applicable.

If a part you have ordered has been replaced with a new or improved part, your local Tektronix, Inc. Field Office or representative will contact you concerning any change in part number.

## SPECIAL NOTES AND SYMBOLS

×000	Part first added at this serial number
00×	Part removed after this serial number
*000-0000-00	Asterisk preceding Tektronix Part Number indicates manufactured by or for Tektronix, Inc., or reworked or checked components.
Use 000-0000-00	Part number indicated is direct replacement.
0	Screwdriver adjustment.
	Control, adjustment or connector.

# SECTION 9 ELECTRICAL PARTS LIST

Values are fixed unless marked Variable.

Ckt. No.	Tektronix Part No.	Serial/Model Eff	No. Disc	Descrip	ption	
			Bulbs			
B296 B596 B798 B799	150-0035-00 150-0035-00 150-0035-00 150-0035-00		Neon, AID T Neon, AID T Neon, AID T Neon, AID T	Γ2 Γ2		
			Capacitors			
Tolerance ±20%	6 unless otherwise	indicated.				
C3 C10 C14 C20 C25	283-0079-00 281-0613-00 283-0094-00 290-0134-00 283-0059-00		0.01 μF 10 pF 27 pF 22 μF 1 μF	Cer Cer Cer Elect. Cer	250 V 200 V 200 V 15 V 25 V	10% 10% +80%—20%
C26 C27 C35 C36 C41	283-0593-01 283-0593-01 283-0108-00 283-0084-00 283-0076-00		0.01 μF 0.01 μF 220 pF 270 pF 27 pF	Mica Mica Cer Cer Cer	100 V 100 V 200 V 1000 V 500 V	1% 1% 10% 5% 10%
C44 C50 C56 C70 C72	283-0003-00 281-0509-00 283-0054-00 283-0135-00 283-0067-00		0.01 μF 15 pF 150 pF 10 <b>0</b> pF 0.001 μF	Cer Cer Cer Cer	150 V 500 V 200 V	10% 5% 10%
C77 C78 C79 C109 C112 C113	290-0134-00 283-0135-00 283-0135-00 283-0110-00 283-0110-00 283-0079-00		22 μF 100 pF 100 pF 0.005 μF 0.005 μF 0.01 μF	Elect. Cer Cer Cer Cer Cer	15 V 150 V 150 V 250 V	
C115 C116 C120 C128 C130	283-0032-00 283-0065-00 283-0059-00 283-0059-00 281-0064-00		470 pF 0.001 μF 1 μF 1 μF 0.25-1.5 pF, V	Cer Cer Cer Cer 'ar Tub.	500 V 100 V 25 V 25 V	5% 5% +80%—20% +80%—20%
C131 C132 C133 C135	281-0064-00 283-0032-00 281-0043-00 283-0069-00		0.25-1.5 pF, V 470 pF 0.7-3 pF, Var 15 pF	Cer Tub. Cer	500 V 50 V	5%
C137	<b>283-0067</b> -00		0.001 μF	Cer	200 V	10%

# Capacitors (cont)

Ckt. No.	Tektronix Part No.	Serial/Model No. Eff Disc		Descrip	tion	
C138 C142 C147 C151 C152	283-0069-00 281-0516-00 283-0067-00 283-0067-00 283-0065-00		15 pF 39 pF 0.001 μF 0.001 μF 0.001 μF	Cer Cer Cer Cer Cer	50 V 500 V 200 V 200 V 100 V	10% 10% 10% 5%
C156 C160 C161 C162 C172	283-0059-00 283-0059-00 283-0026-00 283-0051-00 283-0115-00		1 μF 1 μF 0.2 μF 0.0033 μF 47 pF	Cer Cer Cer Cer Cer	25 V 25 V 25 V 100 V 200 V	+80%-20% +80%-20% 5% 5%
C176 C181 C190 C194 C202	283-0026-00 283-0067-00 281-0613-00 281-0613-00 283-0059-00		0.2 $\mu$ F 0.001 $\mu$ F 10 pF 10 pF 1 $\mu$ F	Cer Cer Cer Cer Cer	25 V 200 V 200 V 200 V 25 V	10% 10% 10% +80%—20%
C207 C221 C230 C232 C241	283-0004-00 283-0026-00 283-0594-00 283-0059-00 283-0067-00		0.02 μF 0.2 μF 0.001 μF 1 μF 0.001 μF	Cer Cer Mica Cer Cer	150 V 25 V 100 V 25 V 200 V	1% +80%—20% 10%
C253 C261 C267 C272 C274	281-0611-00 283-0059-00 283-0059-00 283-0026-00 283-0026-00		2.7 pF 1 $\mu$ F 1 $\mu$ F 0.2 $\mu$ F 0.2 $\mu$ F	Cer Cer Cer Cer Cer	200 V 25 V 25 V 25 V 25 V	±0.25 pF +80%-20% +80%-20%
C276 C295 C415 C416 C420 C428	285-0000-00 283-0003-00 283-0032-00 283-0065-00 283-0059-00 283-0059-00		160 pF 0.01 μF 470 pF 0.001 μF 1 μF 1 μF	Glass Cer Cer Cer Cer	500 V 150 V 500 V 100 V 25 V 25 V	1% 5% 5% +80%-20% +80%-20%
C430 C431 C432 C433 C435	281-0064-00 281-0064-00 283-0032-00 281-0043-00 283-0069-00		0.25-1.5 pF, Var 0.25-1.5 pF, Var 470 pF 0.7-3 pF, Var 15 pF	Tub. Tub. Cer Tub. Cer	500 V 50 V	5%
C437 C438 C442 C447 C451	283-0067-00 283-0069-00 281-0516-00 283-0067-00 283-0067-00		0.001 μF 15 pF 39 pF 0.001 μF 0.001 μF	Cer Cer Cer Cer Cer	200 V 50 V 500 V 200 V 200 V	10% 10% 10% 10%
C452 C456 C460 C461 C462	283-0065-00 283-0059-00 283-0059-00 283-0026-00 283-0051-00		0.001 μF 1 μF 1 μF 0.2 μF 0.0033 μF	Cer Cer Cer Cer	100 V 25 V 25 V 25 V 100 V	5% +80%-20% +80%-20%

# Capacitors (cont)

Ckt. No.	Tektronix Part No.	Serial/Model No. Eff Disc		Descript	tion	
C472	283-0115-00		47 pF	Cer	200 V	5%
C476	283-0026-00		0.2 μF	Cer	25 V	- 70
C481	283-0067-00		0.001 μF	Cer	200 V	10%
C490	281-0613-00		10 pF	Cer	200 V	10%
C494	281-0613-00		10 pF	Cer	200 V	10%
C502	283-0059-00		1 <i>μ</i> F	Cer	25 V	+80%-20%
C507	283-0004-00		$0.02~\mu F$	Cer	150 V	
C521	283-0026-00		$0.2~\mu F$	Cer	25 V	
C530	283-0594-00		0.001 μF	Mica	100 V	1%
C532	283-0059-00		1 μF	Cer	25 V	+80%—20%
C541	283-0067-00		0.001_ <i>μ</i> F	Cer	200 V	10%
C553	281-0611-00		2.7 pF	Cer	200 V	±0.25 pF
C561	283-0059-00		1 μF	Cer	25 V	+80%-20%
C567	283-0059-00		l μF	Cer Cer	25 V 25 V	+80%-20%
C572	283-0026-00		0.2 μF	Cer	25 V	
C574	283-0026-00		<b>0.2</b> μF	Cer	25 V	
C576	285-0000-00		160 pF	Glass	500 V	1%
C595	283-0003-00		0.01 $\mu$ F	Cer	150 V	
C702	283-0128-00		100 pF	Cer	500 V	5%
C713	283-0059-00		1 μF	Cer	25 V	+80%—20% 1%
C719	283-0144-00		33 pF	Cer	500 V	1 %
C723	283-0059-00		1 μF	Cer	25 V	+80%-20%
C729	<b>283-0144-0</b> 0		33 pF	Cer	500 V	1%_
C779	281-0501-00		4.7 pF	Cer	500 V	±1 pF
C782	283-0026-00		0.2 μF	Cer	25 V	1000/ 200/
C816	283-0092-00		0.03 $\mu$ F	Cer	200 V	+80%-20%
C822	290-0333-00		300 μF	Elect.	25 V	+75%-10%
C828	283-0076-00		27 pF	Cer	500 V	10%
C839	290-01 <i>67-</i> 00		10 μF	Elect.	15 V	
C853	283-0059-00		1 μΕ	Cer	25 V	+80%-20%
C855	283-0059-00		1 μF	Cer	25 V	+80%-20%
C861	283-0059-00		1 μF	Cer	25 V	+80%-20%
C863	283-0059-00		l μF	Cer	25 V	+80% <i>—</i> 20%
C865	283-0059-00		1 μF	Cer	25 V	+80%-20%
C867	283-0059-00		1 μF	Cer	25 V	+80%-20%
C881	283-0067-00		0.001 μF	Cer	200 V	10%
C882	283-0067-00		0.001 μF	Cer	200 V	10%
		Diode	es			
Dī	152-0141-02		Silicon	1N4	1152	
D31	*152-0185- <b>0</b> 0		Silicon		laceable by	1N3605
D37	*152-0185-00		Silicon		laceable by	
D41	*152-0233-00		Silicon	Tek	Spec	
D57	*152-0185-00		Silicon		laceable by	
D59	*152-0185-00		Silicon	Rep	laceable by	1N3605

## Diodes (cont)

Ckt. No.	Tektronix Part No.	Serial/Model No. Eff Disc		Description
D73	*152-0252-00		Snap-Off	Pre-tested
D137A,B,C,D	*152-0314-00		GaAs	Tek Spec
D139	152-0141-02		Silicon	1N4152
D156	*152-0185-00		Silicon	Replaceable by 1N3605
D175	*152-0185-00		Silicon	Replaceable by 1N3605
D200 D202 D210 D214 D216	*152-0185-00 *152-0185-00 *152-0185-00 *152-0185-00 *152-0185-00		Silicon Silicon Silicon Silicon	Replaceable by 1N3605 Replaceable by 1N3605 Replaceable by 1N3605 Replaceable by 1N3605 Replaceable by 1N3605
D231	152-0195-00		Zener	1N751A 0.4 W, 5.1 V, 5%
D232	*152-0185-00		Silicon	Replaceable by 1N3605
D233	*152-0185-00		Silicon	Replaceable by 1N3605
D234	*152-0185-00		Silicon	Replaceable by 1N3605
D236	*152-0185-00		Silicon	Replaceable by 1N3605
D237	*152-0323-00		Silicon	Tek Spec
D238	*152-0185-00		Silicon	Replaceable by 1N3605
D239	*152-0323-00		Silicon	Tek Spec
D243	*152-0185-00		Silicon	Replaceable by 1N3605
D252	*152-0185-00		Silicon	Replaceable by 1N3605
D254	*152-0185-00		Silicon	Replaceable by 1N3605
D256	*152-0185-00		Silicon	Replaceable by 1N3605
D276	*152-0323-00		Silicon	Tek Spec
D277	*152-0323-00		Silicon	Tek made
D286	*152-0185-00		Silicon	Replaceable by 1N3605
D306	*152-0185-00		Silicon	Replaceable by 1N3605
D310	*152-0185-00		Silicon	Replaceable by 1N3605
D316	*152-0185-00		Silicon	Replaceable by 1N3605
D317	152-0034-00		Zener	1N753 0.4 W, 6.2 V, 10%
D331	*152-0185-00		Silicon	Replaceable by 1N3605
D437A,B,C,D	*152-0314-00		GaAs	Tek Spec
D439	152-0141-02		Silicon	1N4152
D456	*152-0185-00		Silicon	Replaceable by 1N3605
D475	*152-0185-00		Silicon	Replaceable by 1N3605
D500	*152-0185-00		Silicon	Replaceable by 1N3605
D502	*152-0185-00		Silicon	Replaceable by 1N3605
D510	*152-0185-00		Silicon	Replaceable by 1N3605
D514	*152-0185-00		Silicon	Replaceable by 1N3605
D516	*152-0185-00		Silicon	Replaceable by 1N3605
D531	152-0195-00		Zener	1N751A 0.4 W, 5.1 V, 5%
D532	*152-0185-00		Silicon	Replaceable by 1N3605
D533	*152-0185-00		Silicon	Replaceable by 1N3605
D534	*152-0185-00		Silicon	Replaceable by 1N3605
D536	*152-0185-00		Silicon	Replaceable by 1N3605
D537	*152-0323-00		Silicon	Tek Spec

# Diodes (cont)

Cla No	Tektronix	Serial/Model No.	
Ckt. No.	Part No.	Eff Disc	Description
D538	*152-0185-00	Silicon	Poular-uhl- h., 1819/05
D539	*152-0323-00	Silicon	Replaceable by 1N3605
D543	*152-0185-00		Tek Spec
D552	*152-0185-00	Silicon	Replaceable by 1N3605
D554	*152-0185-00	Silicon	Replaceable by 1N3605
D334	132-0163-00	Silicon	Replaceable by 1N3605
D556	<b>*152-0</b> 185-00	Silicon	Replaceable by 1N3605
D576	*152-0323-00	Silicon	Tek Spec
D577	*152-0323-00	Silicon	Tek Spec
D586	*152-0185-00	Silicon	Replaceable by 1N3605
D606	*152-0185-00	Silicon	Replaceable by 1N3605
D/10	*150.0105.00		
D610	*152-0185-00	Silicon	Replaceable by 1N3605
D616	*152-0185-00	Silicon	Replaceable by 1N3605
D617	152-0034-00	Zener	1N753 0.4 W, 6.2 V, 10%
D701	*152-0233-00	Silicon	Tek Spec
D705	*152-0185-00	Silicon	Replaceable by 1N3605
D706	*152-0185-00	Silicon	Replaceable by 1N3605
D <b>70</b> 9	*152-0185-00	Silicon	Paulaural II 1 1210/05
D714	*152-0185-00	Silicon	Replaceable by 1N3605
D715	*152-0185-00	Silicon	Replaceable by 1N3605
D724	*152-0185-00	Silicon	Replaceable by 1N3605
D726	*152-0185-00	Silicon	Replaceable by 1N3605
5720	132 0103-00	Silicon	Replaceable by 1N3605
D750	*152-0185-00	Silicon	Replaceable by 1N3605
D751	*152-0185-00	Silicon	Replaceable by 1N3605
D760	*152-0185-00	Silicon	Replaceable by 1N3605
D761	*152-0185-00	Silicon	Replaceable by 1N3605
D774	*152-0185-00	Silicon	Replaceable by 1N3605
D782	152-0166-00	7	1017504 0 404 404 544
D784	*152-0185-00	Zener	1N753A 0.4 W, 6.2 V, 5%
D791	*152-0185-00	Silicon	Replaceable by 1N3605
D792	*152-0185-00	Silicon	Replaceable by 1N3605
D821A,B,C,D (4)	*152-0107-00	Silicon	Replaceable by 1N3605
D0217,D,C,D (4)	132-0107-00	Silicon	Replaceable by 1N647
D827	152-0195-00	Zener	1N751 0.4 W, 5.1 V, 5%
D829	*152-0185-00	Silicon	Replaceable by 1N3605
D891	*152-0107-00	Silicon	Replaceable by 1N647
D892	*152-0107-00	Silicon	Replaceable by 1N647
D894	*152-0107-00	Silicon	Replaceable by 1N647
D895	*152 0107 00	c	D 1 1 1
D897	*152-0107-00 *152-0107-00	Silicon	Replaceable by 1N647
D898		Silicon	Replaceable by 1N647
D076	*152-0107-00	Silicon	Replaceable by 1N647
		Connectors	
Jì	131-0391-00	Coax, 50 Ω	male
P11	131-0149-00	24 contact,	
P12	131-0149-00	24 contact,	
J78	131-0391-00	Coax, 50 Ω	
J79	131-0391-00	Coax, 50 Ω	
		Coux, 30 12	maic

## Connectors (cont)

Ckt. No	Tektronix Part No.	Serial/Model Eff	No. Disc	De	scription
J100 J114 J139 J181 J299	*132-0040-00 131-0391-00 131-0391-00 *136-0140-00 *136-0140-00			Adapter Coax, 50 Ω male Coax, 50 Ω male Socket, Banana Jack ass Socket, Banana Jack ass	
J400 J414 J439 J481 J599	*132-0040-00 131-0391-00 131-0391-00 *136-0140-00 *136-0140-00			Adapter Coax, 50 Ω male Coax, 50 Ω male Socket, Banana Jack ass Socket, Banana Jack ass	
J881 J882	131-0206-00 131-0206-00			Probe Power Probe Power	
			Delay I	.ine	
DL101A,B	*119-0128-00			Delay Line Assembly	
			Inducto	ors	
L20 L24 L71 L77 L113 L298	*120-0382-00 *114-0179-00 *108-0057-01 *120-0382-00 *120-0382-00 *120-0402-00			Toroid, 14 turns single 500 $\mu$ H - 800 $\mu$ H, Var 8.8 $\mu$ H Toroid, 14 turns single Toroid, 14 turns single Toroid, 3 turns single	r Core 276-0506-00
L598 LR118 <sup>1</sup> LR119 <sup>1</sup> LR418 <sup>1</sup> LR419 <sup>1</sup>	*120-0402-00 *308-0449-00 *308-0448-00 *308-0449-00 *308-0448-00			Toroid, 3 turns single 18 $\mu$ H (1.5 k $\Omega$ ) 1.2 $\mu$ H (980 $\Omega$ ) 18 $\mu$ H (1.5 k $\Omega$ ) 1.2 $\mu$ H (980 $\Omega$ )	
			Transist	rors	
Q7 Q11 Q31 Q38 Q54	151-0179-00 *153-0556-00 151-0190-00 *151-0133-00 151-0188-00			Silicon Silicon Silicon Silicon Silicon	2N3877A Selected 2N2501 2N3904 Selected from 2N3251 2N3906
Q58 Q76 Q121 Q151 Q156	151-0188-00 *151-0087-00 *151-0198-00 151-1012-00 151-0188-00			Silicon Silicon Silicon Silicon Silicon	2N3906 Replaceable by 2N1131 Replaceable by MPS-918 FET 2N3906
Q158 Q170 Q173 Q201 Q209 <sup>1</sup> Coil, resistor o	151-0188-00 151-0188-00 *151-0192-00 151-0190-00 151-0190-00			Silicon Silicon Silicon Silicon Silicon	2N3906 2N3906 Replaceable by MPS-6521 2N3904 2N3904

## Transistors (cont)

Ckt. No.	Tektronix Part No.	Serial/Model No. Eff Disc	Description
Q221	151-0190-00	Silicon	2N3904
Q228	151-0188-00	Silicon	2N3906
Q243	151-1007-00	Silicon	Dual FET
Q252	151-0188-00	Silicon	2N3906
Q261	151-0190-00	Silicon	2N3904
Q266	151-0188-00	Silicon	2N3906
Q283	*151-0192-00	Silicon	Replaceable by MPS-6521
Q288	151-0188-00	Silicon	2N3906
Q307	151-0190-00	Silicon	2N3904
Q312	151-0188-00	Silicon	2N3906
Q421	*151-0198-00	Silicon	Replaceable by MPS-918
Q451	151-1012-00	Silicon	FET
Q456	151-0188-00	Silicon	2N3906
Q458	151-0188-00	Silicon	2N3906
Q470	151-0188-00	Silicon	2N3906
Q473	*151-0192-00	Silicon	Replaceable by MPS-6521
Q501	151-0190-00	Silicon	2N3904
Q509	151-0190-00	Silicon	2N3904
Q521	151-0190-00	Silicon	2N3904
Q528	151-0188-00	Silicon	2N3906
Q543	151-1007-00	Silicon	Dual FET
Q5552	151-0188-00	Silicon	2N3906
Q561	151-0190-00	Silicon	2N3904
Q566	151-0188-00	Silicon	2N3906
Q583	*151-0192-00	Silicon	Replaceable by MPS-6521
Q588	151-0188-00	Silicon	2N3906
Q607	151-0190-00	Silicon	2N3904
Q612	151-0188-00	Silicon	2N3906
Q714	151-0188-00	Silicon	2N3906
Q724	151-0188-00	Silicon	2N3906
Q749	151-0190-00	Silicon	2N3904
Q759	151-0190-00	Silicon	2N3904
Q771	*151-0150-01	Silicon	Selected from 2N3440
Q775	*151-0150-01	Silicon	Selected from 2N3440
Q781	*151-0150-01	Silicon	Selected from 2N3440
Q785	*151-0150-01	Silicon	Selected from 2N3440
Q793	151-0179-00	Silicon	2N3877A
Q795	151-0179-00	Silicon	2N3877A
Q815	151-0190-00	Silicon	2N3904
Q817	*151-0136-01	Silicon	Selected from 2N3053
Q825	151-0190-00	Silicon	2N3904
Q835	151-0190-00	Silicon	2N3904
Q839	*151-0148-00	Silicon	Selected from 40250 (RCA)

Resistors

Resistors are fixed, composition,  $\pm 10\%$  unless otherwire indicated.

Ckt. No.	Tektronix Part No.	Serial/Model No. Eff Disc		Description	on	
R1 R3 R5	317-0510-00 315-0101-00 311-0613-00		51 $\Omega$ 100 $\Omega$ 100 k $\Omega$ , Var	1/8 W 1/4 W		5% 5%
R6 R9	315-0563-00 315-0302-00		56 kΩ 3 kΩ	1/ <sub>4</sub> W 1/ <sub>4</sub> W		5% 5%
R14 R22 R23 R27 R29	315-0123-00 315-0103-00 315-0512-00 315-0102-00 315-0331-00		12 kΩ 10 kΩ 5.1 kΩ 1 kΩ 330 Ω	1/4 W 1/4 W 1/4 W 1/4 W 1/4 W		5% 5% 5% 5% 5%
R31 R33 R35 R37 R40	315-0222-00 315-0102-00 315-0512-00 315-0363-00 301-0153-00		2.2 kΩ 1 kΩ 5.1 kΩ 36 kΩ 15 kΩ	1/ <sub>4</sub> W 1/ <sub>4</sub> W 1/ <sub>4</sub> W 1/ <sub>4</sub> W 1/ <sub>2</sub> W		5% 5% 5% 5%
R43 R44 R47 R50 R52	301-0153-00 315-0471-00 317-0122-00 315-0333-00 311-0607-00		$\begin{array}{l} 15  k\Omega \\ 470  \Omega \\ 1.2  k\Omega \\ 33  k\Omega \\ 10  k\Omega,  \text{Var} \end{array}$	1/ <sub>2</sub> W 1/ <sub>4</sub> W 1/ <sub>8</sub> W 1/ <sub>4</sub> W		5% 5% 5% 5%
R53 R55 R57 R59 R64	315-0303-00 315-0103-00 315-0472-00 315-0103-00 315-0301-00		30 kΩ 10 kΩ 4.7 kΩ 10 kΩ 300 Ω	1/ <sub>4</sub> W 1/ <sub>4</sub> W 1/ <sub>4</sub> W 1/ <sub>4</sub> W 1/ <sub>4</sub> W		5% 5% 5% 5%
R65 R72 R74 R76 R100	315-0301-00 317-0101-00 308-0218-00 311-0607-00 307-0121-00		$300 \Omega$ $100 \Omega$ $150 \Omega$ $10 k\Omega$ , Var $6.757 \Omega$	1/4 W 1/8 W 3 W 1/10 W	WW	5% 5% 5% 1%
R101 R103 R104 R106 R107	317-0271-00 317-0101-00 317-0101-00 317-0101-00 317-0101-00		270 Ω 100 Ω 100 Ω 100 Ω 100 Ω	1/8 W 1/8 W 1/8 W 1/8 W 1/8 W		5% 5% 5% 5% 5%
R109 R110 R111 R112 R115	317-0510-00 317-0101-00 317-0101-00 317-0510-00 317-0036-00		51 Ω 100 Ω 100 Ω 51 Ω 3.6 Ω	1/8 W 1/8 W 1/8 W 1/8 W 1/8 W		5% 5% 5% 5%
R116 R118 R119 R120 R121	317-0082-00 321-0097-00 321-0109-00 315-0152-00 307-0106-00		8.2 Ω 100 Ω 133 Ω 1.5 kΩ 4.7 Ω	1/8 W 1/8 W 1/8 W 1/4 W 1/4 W	Prec Prec	5% 1% 1% 5% 5%

Ckt. No.	Tektronix Part No.	Serial/Model No. Eff Disc		Descrip	ation	
				Descrip		
R122	315-0621-00		620 Ω	1/4 W		5%
R124	317-0100-00		10 Ω	¹/ <sub>8</sub> ₩		5%
R125	<b>321-01</b> 51-00		$365 \Omega$	⅓ W	Prec	1%
R127	315-0510-00		51 Ω	⅓ W		5% 5% 1% 5% 5%
R128	315-0272-00		2.7 kΩ	¹/₄ W		5%
R131	315-0470-00		47 Ω	1/ <sub>4</sub> W		5%
R132	315-0361-00		$360 \Omega$	⅓ W		5%
R134	31 <i>7</i> -0111-00		110 Ω	⅓ W		5%
R135	317-0242-00		2.4 kΩ	1/8 W		5% 5% 5% 5%
R136	317-0201-00		200 Ω	¹⁄8 W		5%
R137	317-0201-00		200 Ω	1/ <sub>8</sub> W		5%
R138	317-0242-00		$2.4~\mathrm{k}\Omega$	¹⁄8 W		5%
R139	317-0181-00		180 Ω	⅓ W		5%
R140	317-0221-00		$220 \Omega$	¹/ <sub>8</sub> ₩		5% 5% 5% 5% 1% 1%
R142	321-0381-00		90.9 kΩ	⅓ W	Prec	1%
R143 R144	321-0441-00		383 kΩ	1/8 W	Prec	1%
K144	321-0318-00		20 kΩ	¹⁄8 W	Prec	1%
R147	315-0752-00		<b>7</b> .5 kΩ	1/4 W		5%
R148	308-0429-00		22 kΩ	3 W	WW	1%
R150	308-0429-00		22 kΩ	3 W	WW	5% 1% 1% 5% <b>1%</b>
R151 R152	315-0512-00		5.1 kΩ	¼ W	_	5%
KIJZ	321-0097-00		100 Ω	¹/ <sub>8</sub> ₩	Prec	1%
R154	321-0268-00		6.04 kΩ	⅓ W	Prec	1%
R155	317-0200-00		20 Ω	1/8 W		5%
R156	317-0101-00		$100\Omega$	1/8 W		5%
R1 <i>57</i>	315-0123-00		12 k $\Omega$	1/4 W		5%
R158	321-0236-00		2.8 kΩ	⅓ W	Prec	5% 5% 5% 1%
R159	317-0101-00		100 Ω	1/ <sub>8</sub> ₩		5%
R160	317-0101-00		$100 \Omega$	1⁄⁄8 W		5%
R163	315-0332-00		$3.3~\mathrm{k}\Omega$	1/4 W		5% 5% 5% <b>5</b> %
R164	315-0132-00		1.3 kΩ	1/4 W		5%
R165	311-0485-00		$250\Omega$ , Var			
R167A	321-0661-00		600 Ω	⅓ W	Prec	1% 1% 1% 1%
R167B	321-0126-00		200 Ω	1/8 W	Prec	1%
R167C	321-0097-00		100 Ω	¹/ <sub>8</sub> ₩	Prec	1%
R1 <i>67</i> D R1 <i>6</i> 7E	321-0657-00		60 Ω	⅓ W	Prec	1%
KTO/E	321-0030-00		20 Ω	¹/ <sub>8</sub> ₩	Prec	1%
R167F	321-0001-00		10 Ω	¹/ <sub>8</sub> ₩	Prec	1 %
R168A	321-0660-00		417 Ω	1/8 W	Prec	1%
R168B	321-0659-00		139 Ω	1⁄8 W	Prec	1%
R168C	321-0658-00		69.4 Ω	1/8 W	Prec	1%
R168D	321-0656-00		21.3 Ω	⅓ W	Prec	1% 1% 1% 1%
R168E	321-0655-00		10.3 Ω	¹/₀ W	Prec	1%
R168F	321-0654-00		10.1 Ω	⅓ W	Prec	1%
R169	321-0193-00		1 kΩ	¹/₂ W	Prec	1%
R173	315-0114-00		110 kΩ	¹/₄ W¹		5%
R175	308-0321-00		$24.4~\mathrm{k}\Omega$	5 W	WW	1%

Ckt. No.	Tektronix Part No.	Serial/Model No. Eff Disc		Descrip	tion	
R177	315-0102-00	Lii Disc	1 kΩ	1/ <sub>4</sub> W	11011	5%
R178 <sup>2</sup> R179	311-0529-00 315-0102-00		25 kΩ, Var 1 kΩ	1/ <sub>4</sub> W		5%
R181	321-0289-00		10 kΩ	¹/ <sub>8</sub> ₩	Prec	1%
R183	321-0219-02		1.87 kΩ	1/8 W	Prec	0.5%
R185 R186A	321-0744-02 321-0746-02		20.25 kΩ 162.6 kΩ	1/ <sub>8</sub> W 1/ <sub>8</sub> W	Prec	0.5%
R186B	321-1359-02		54.2 kΩ	<sup>7/8</sup> ₩	Prec Prec	0.5% 0.5%
R186C	321-1330-02		27.1 kΩ	⅓ W	Prec	0.5%
R186D	321-0743-02		16.2 <b>6</b> kΩ	1/ <sub>8</sub> W	Prec	0.5%
R186E R186F	321-1263-02 321-1234-02		5420 Ω 2710 Ω	1/ <sub>8</sub> W 1/ <sub>8</sub> W	Prec Prec	0.5% 0.5%
R187	321-0197-02		1.1 kΩ	⅓ W	Prec	0.5%
R188	321-0742-02		11.84 kΩ 383 kΩ	1/ <sub>8</sub> W	Prec	0.5%
R190	321-0441-00		202 KZZ	¹/ <sub>8</sub> W	Prec	1%
R191 R192	315-0153-00 311-0510-00		15 kΩ 10 kΩ, Var	1/ <sub>4</sub> W		5%
R193	315-0153-00		15 kΩ	1/ <sub>4</sub> W		5%
R194	321-0441-00		383 kΩ	1/8 W	Prec	1%
R196	315-0512-00		5.1 kΩ	1/ <sub>4</sub> W		5%
R197 R198	315-0153-00 311-0614-00		15 k $\Omega$ 30 k $\Omega$ , Var	1/ <sub>4</sub> W		5%
R199	315-0512-00		5.1 kΩ	1/ <sub>4</sub> W		5%
R201	301-0563-00		56 kΩ	1/ <sub>2</sub> W		5% 5%
R202	315-0272-00		2.7 kΩ	¹⁄₄ W		5%
R204	321-0411-00		187 kΩ	¹/ <sub>8</sub> ₩	Prec	1% 5%
R206	315-0203-00		20 kΩ 9.1 kΩ	1/4 W		5%
R207 R209	315-0912-00 315-0101-00		9.1 KΩ 100 Ω	1/₄ W 1/₄ W		5% 5%
R210	315-0101-00		100 Ω	1/ <sub>4</sub> W		5%
R212	311-0614-00		30 kΩ, Var			
R213 R215	315-0912-00 315-0131-00		9.1 kΩ 130 Ω	1/ <sub>4</sub> W 1/ <sub>4</sub> W		<b>5%</b> 5%
R217	315-0104-00		100 kΩ	1/ <sub>4</sub> W		5%
R221	315-0101-00		100 Ω	1/ <sub>4</sub> W		5%
R223	315-0510-00		51 Ω	1/4 W		5%
R225 R228	315-0510-00 315-0101-00		51 Ω 100 Ω	1/ <sub>4</sub> W 1/ <sub>4</sub> W		5% 5% 5% 1% 1%
R231	321-0242-00		3.24 kΩ	⅓ W	Prec	1%
R232	321-0231-00		2.49 kΩ	⅓ W	Prec	1%
R233	321-0231-00		2.49 kΩ	¹/8 W	Prec	1%
R234 R236	321-0242-00 317-0242-00		$3.24~\mathrm{k}\Omega$ $2.4~\mathrm{k}\Omega$	⅓ W ⅓ W	Prec	1 % 5 %
R238	317-0242-00		<b>2.4</b> kΩ	⅓ W		5%
R241	315-0102-00		1 kΩ	1/ <sub>4</sub> W		5%
<sup>2</sup> Furnished as a ur	nit with R323.					

Ckt. No.	Tektronix Part No.	Serial/Model No. Eff Disc		Descrip	tion	
R243 R244 R245 R246 R247	301-0513-00 322-1389-01 321-0296-00 315-0471-00 311-0635-00		51 kΩ 111 kΩ 11.8 kΩ 470 Ω 1 kΩ, Var	1/ <sub>2</sub> W 1/ <sub>4</sub> W 1/ <sub>8</sub> W 1/ <sub>4</sub> W	Prec Prec	5% 0.5% 1% 5%
R248 R249 R251 R253 R255	315-0471-00 321-0296-00 315-0101-00 315-0102-00 315-0241-00		$470 \Omega$ $11.8 kΩ$ $100 \Omega$ $1 kΩ$ $240 \Omega$	1/ <sub>4</sub> W 1/ <sub>8</sub> W 1/ <sub>4</sub> W 1/ <sub>4</sub> W	Prec	5% 1% 5% 5%
R257 R259 R261 R263 R265	301-0513-00 315-0241-00 315-0101-00 317-0101-00 317-0101-00		51 kΩ 240 Ω 100 Ω 100 Ω 100 Ω	1/ <sub>2</sub> W 1/ <sub>4</sub> W 1/ <sub>4</sub> W 1/ <sub>8</sub> W 1/ <sub>8</sub> W		5% 5% 5% 5% 5%
R267 R271 R272 R274 R275	317-0101-00 322-1389-01 321-0283-00 321-0292-00 322-1389-01		100 Ω 111 kΩ 8.66 kΩ 10.7 kΩ 111 kΩ	1/8 W 1/4 W 1/8 W 1/8 W 1/4 W	Prec Prec Prec Prec	5% 0.5% 1% 1% 0.5%
R280 R281 R282 R283 R284	321-0677-00 321-0387-00 307-0006-00 311-0607-00 315-0124-00		$30.4  k\Omega$ $105  k\Omega$ $68  k\Omega$ $10  k\Omega$ , Var $120  k\Omega$	1/8 W 1/8 W 1/8 W	Prec Prec	0.5% 1% 5%
R286 R287 R288 R289 R293 <sup>3</sup> R295	315-0101-00 308-0320-00 321-0677-00 315-0101-00 *311-0659-00 315-0102-00		$100~\Omega$ $15.6~k\Omega$ $30.4~k\Omega$ $100~\Omega$ $10~k\Omega$ , $Var$ $1~k\Omega$	1/4 W 3 W 1/8 W 1/4 W	WW Prec	5% 1% 0.5% 5%
R296 R298 R299 R301 R303	315-0204-00 321-0745-03 321-1310-03 311-0609-00 315-0132-00		200 k $\Omega$ 25.05 k $\Omega$ 16.7 k $\Omega$ 2 k $\Omega$ , Var 1.3 k $\Omega$	1/4 W 1/8 W 1/8 W	Prec Prec	5% 0.25% 0.25%
R304 R305 R307 R312 R315	321-0617-00 315-0681-00 315-0124-00 308-0320-00 315-0101-00		111 kΩ 680 Ω 120 kΩ 15.6 kΩ 100 Ω	1/8 W 1/4 W 1/4 W 3 W 1/4 W	Prec WW	1% 5% 5% 1% 5%
R318 R321 R323 <sup>4</sup> R332 R334 <sup>3</sup> Furnished as	321-0309-00 321-0309-00 311-0529-00 315-0203-00 315-0204-00 a unit with SW293A,	В.	16.2 k $\Omega$ 16.2 k $\Omega$ 2.5 k $\Omega$ , Var 20 k $\Omega$ 200 k $\Omega$	1/8 W 1/8 W 1/4 W 1/4 W	Prec Prec	1% 1% 5% 5%

Furnished as a unit with SW293A,B.

<sup>&</sup>lt;sup>4</sup>Furnished as a unit with R178.

Ckt. No.	Tektronix Part No.	Serial/Model No. Eff Disc		Descrip	tion	
R400	307-0121-00		6.757 Ω	1/10 W		1%
R401	317-0271-00		270 Ω	1/8 W		5%
R415	317-0036-00		3.6 Ω	⅓ W		5%
R416	317-0082-00		8.2 Ω	% W		5%
R418	321-0097-00		100 Ω	⅓8 W	Prec	1%
D.410	201 0100 00		122.0	1/ \\	Duna	1%
R419	321-0109-00		133 Ω 1.5 kΩ	1/ <sub>8</sub> W 1/ <sub>4</sub> W	Prec	I /o 50/
R420 R421	315-0152-00 307-0106-00		4.7 Ω	1/4 W		5% 5%
R421	315-0621-00		620 Ω	1/4 W		5%
R424	317-0100-00		10 Ω	1/8 W		5%
D 405	201 0151 00		2/5 0	1/ \\/	Dres	1 0/
R425	321-0151-00		365 Ω 51 Ω	⅓ W ⅓ W	Prec	1% 5%
R427	315-0510-00		2.7 kΩ	1/4 W		5% 5%
R428 R431	315-0272-00 315-0470-00		2.7 k32 47 Ω	74 VV 17. W		5%
R431 R432	315-0361-00		360 Ω	1/ <sub>4</sub> W 1/ <sub>4</sub> W		5 %
R434	31 <i>7-</i> 0111-00		$110\Omega$	¹/₀ W		5%
R435	317-0242-00		2.4 kΩ	1/ <sub>8</sub> W		5%
R436	317-0201-00		$200 \Omega$	1/ <sub>8</sub> W		5% 5%
R437	317-0201-00		200 Ω	1/8 W		5%
R438	317-0242-00		2.4 kΩ	1/ <sub>8</sub> W		5%
R439	317-0181-00		180 Ω	¹⁄/8 W		5%
R440	317-0221-00		220 Ω	¹/₀ W		5%
R442	321-0381-00		90.9 kΩ	¹/₃ W	Prec	1%
R443	321-0441-00		383 kΩ	¹/ <sub>8</sub> ₩	Prec	1%
R444	321-0318-00		20 kΩ	1/8 W	Prec	1%
R447	315-0752-00		7.5 kΩ	1/4 W	14044	5%
R448	308-0429-00		22 kΩ	3 W	WW	1%
R450	308-0429-00		22 kΩ	3 W	ww	1%
R451	315-0512-00		5.1 kΩ	1/ <sub>4</sub> W		5%
R452	321-0097-00		100 Ω	1/ <sub>8</sub> W	Prec	1%
R454	321-0268-00		6.04 kΩ	1/ <sub>8</sub> W	Prec	1%
R455	317-0200-00		20 Ω	1/8 W		5%
R456	317-0101-00		100 Ω	1/8 W		5%
R457	315-0123-00		12 kΩ	1/4 W	_	5%
R458	321-0236-00		2.8 kΩ	⅓ W	Prec	1%
R459	317-0101-00		100 Ω	⅓ W		5%
R460	317-0101-00		100 Ω	1/8 W		5%
R463	315-0332-00		3.3 kΩ	1/ <sub>4</sub> W		5%
R464	315-0132-00		1.3 kΩ	1/ <sub>4</sub> W		5%
R465	311-0485-00		$250\Omega$ , Var		_	<b>=</b> - •
R467A	321-0661-00		600 Ω	1/8 W	Prec	1%
R467B	321-0126-00		200 Ω	⅓ W	Prec	1%
R467C	321-0097-00		100 Ω	1/8 W	Prec	1%
R467D	321-0657-00		$\Omega$ 08	¹⁄8 W	Prec	1%
R467E	321-0030-00		20 Ω	⅓ W	Prec	1%
R467F	321-0001-00		10 Ω	1/ <sub>8</sub> W	Prec	1% 1%
R468A	321-0660-00		417 Ω	⅓ W	Prec	

Ckt. No.	Tektronix Part No.	Serial/Model No. Eff Disc		Descrip	tion	
R468B R468C R468D R468E R468F	321-0659-00 321-0658-00 321-0656-00 321-0655-00 321-0654-00		139 Ω 69.4 Ω 21.3 Ω 10.3 Ω 10.1 Ω	1/ <sub>8</sub> W 1/ <sub>8</sub> W 1/ <sub>8</sub> W 1/ <sub>8</sub> W 1/ <sub>8</sub> W	Prec Prec Prec Prec Prec	1% 1% 1% 1% 1%
R469 R473 R475 R477 R478 <sup>5</sup>	321-0193-00 315-0114-00 308-0321-00 315-0102-00 311-0529-00		$1~\mathrm{k}\Omega$ $110~\mathrm{k}\Omega$ $24.4~\mathrm{k}\Omega$ $1~\mathrm{k}\Omega$ $25~\mathrm{k}\Omega$ , Var	1/8 W 1/4 W 5 W 1/4 W	Prec WW	1% 5% 1% 5%
R479 R481 R483 R485 R486A	315-0102-00 321-0289-00 321-0219-02 321-0744-02 321-0746-02		1 kΩ 10 kΩ 1.87 kΩ 20.25 kΩ 162.6 kΩ	1/4 W 1/8 W 1/8 W 1/8 W 1/8 W	Prec Prec Prec Prec	5% 1% 0.5% 0.5% 0.5%
R486B R486C R486D R486E R486F	321-1359-02 321-1330-02 321-0743-02 321-1263-02 321-1234-02		54.2 kΩ 27.1 kΩ 16.26 kΩ 5420 Ω 2710 Ω	1/8 W 1/8 W 1/8 W 1/8 W 1/8 W	Prec Prec Prec Prec Prec	0.5% 0.5% 0.5% 0.5% 0.5%
R487 R488 R490 R491 R492	321-0197-02 321-0742-02 321-0441-00 315-0153-00 311-0510-00		1.1 k $\Omega$ 11.84 k $\Omega$ 383 k $\Omega$ 15 k $\Omega$ 10 k $\Omega$ , Var	1/8 W 1/8 W 1/8 W 1/4 W	Prec Prec Prec	0.5% 0.5% 1% 5%
R493 R494 R496 R497 R498	315-0153-00 321-0441-00 315-0512-00 315-0153-00 311-0614-00		15 kΩ 383 kΩ 5.1 kΩ 15 kΩ 30 kΩ, Var	1/4 W 1/8 W 1/4 W 1/4 W	Prec	5% 1% 5% 5%
R499 R501 R502 R504 R506	315-0512-00 301-0563-00 315-0272-00 321-0411-00 315-0203-00		5.1 kΩ 56 kΩ 2.7 kΩ 187 kΩ 20 kΩ	1/4 W 1/2 W 1/4 W 1/8 W 1/4 w	Prec	5% 5% 5% 1% 5%
R507 R509 R510 R512 R513	315-0912-00 315-0101-00 315-0101-00 311-0614-00 315-0912-00		9.1 $k\Omega$ 100 $\Omega$ 100 $\Omega$ 30 $k\Omega$ , Var 9.1 $k\Omega$	1/4 W 1/4 W 1/4 W		5% 5% 5%
R515 R517 R521 R523 R525	315-0131-00 315-0104-00 315-0101-00 315-0510-00 315-0510-00		130 Ω 100 kΩ 100 Ω 51 Ω 51 Ω	1/4 W 1/4 W 1/4 W 1/4 W 1/4 W		5% 5% 5% 5% 5%

Ckt. No.	Tektronix Part No.	Serial/Model No. Eff Disc		Descrip	tion	
R528 R531 R532 R533 R534	315-0101-00 321-0242-00 321-0231-00 321-0231-00 321-0242-00		100 Ω 3.24 kΩ 2.49 kΩ 2.49 kΩ 3.24 kΩ	1/4 W 1/8 W 1/8 W 1/8 W 1/8 W	Prec Prec Prec Prec	5% 1% 1% 1%
R536 R538 R541 R543 R544	317-0242-00 317-0242-00 315-0102-00 301-0513-00 322-1389-01		2.4 kΩ 2.4 kΩ 1 kΩ 51 kΩ 11 i kΩ	1/8 W 1/8 W 1/4 W 1/2 W 1/4 W	Prec	5% 5% 5% 5% 0.5%
R545 R546 R547 R548 R549	321-0296-00 315-0471-00 311-0635-00 315-0471-00 321-0296-00		11.8 kΩ 470 Ω 1 kΩ, Var 470 Ω 11.8 kΩ	1/8 W 1/4 W 1/4 W 1/8 W	Prec Prec	1% 5% 5% 1%
R551 R553 R555 R557 R559	315-0101-00 315-0102-00 315-0241-00 301-0513-00 315-0241-00		100 Ω 1 kΩ 240 Ω 51 kΩ 240 Ω	1/4 W 1/4 W 1/4 W 1/2 W 1/4 W		5% 5% 5% 5%
R561 R563 R565 R567 R571	315-0101-00 317-0101-00 317-0101-00 317-0101-00 322-1389-01		100 Ω 100 Ω 100 Ω 100 Ω 111 kΩ	1/ <sub>4</sub> W 1/ <sub>8</sub> W 1/ <sub>8</sub> W 1/ <sub>8</sub> W 1/ <sub>4</sub> W	Prec	5% 5% 5% 5% 0.5%
R572 R574 R575 R580 R581	321-0283-00 321-0292-00 322-1389-01 321-0677-00 321-0387-00		8.66 kΩ 10.7 kΩ 111 kΩ 30.4 kΩ 105 kΩ	1/8 W 1/8 W 1/4 W 1/8 W 1/8 W	Prec Prec Prec Prec Prec	1 % 1 % 0.5 % 0.5 % 1 %
R582 R583 R584 R586 R587	307-0006-00 311-0607-00 315-0124-00 315-0101-00 308-0320-00		68 kΩ 10 kΩ, Var 120 kΩ 100 Ω 15.6 kΩ	1/ <sub>8</sub> W 1/ <sub>4</sub> W 1/ <sub>4</sub> W 3 W	ww	5% 5% 1%
R588 R589 R593 <sup>6</sup>	321-0677-00 315-0101-00 *311-0659-00		30.4 kΩ 100 Ω 10 kΩ, Var	¹/ <sub>8</sub> W ¹/ <sub>4</sub> W	Prec	0.5% 5%
R595 R596 R598	315-0102-00 315-0204-00 321-0745-03		1 kΩ 200 kΩ 25.05 kΩ	1/ <sub>4</sub> W 1/ <sub>4</sub> W 1/ <sub>8</sub> W	Prec	5% 5% 0.25%
R599 R601	321-1310-03 311-0609-00		16.7 kΩ 2 kΩ, Var	1/ <sub>8</sub> W	Prec	0.25%
R603 R604 R605	315-0132-00 321-0617-00 315-0681-00	_	2 κΩ, Vdr 1.3 kΩ 111 kΩ 680 Ω	1/ <sub>4</sub> W 1/ <sub>8</sub> W 1/ <sub>4</sub> W	Prec	5% 1% 5%

<sup>&</sup>lt;sup>6</sup>Furnished as a unit with SW59**3A,B** .

Ckt. No.	Tektronix Part No.	Serial/Model No. Eff Disc		Descrip	otion	
R607 R612 R615 R618 R621	315-0124-00 308-0320-00 315-0101-00 321-0309-00 321-0309-00		120 kΩ 15.6 kΩ 100 Ω 16.2 kΩ 16.2 kΩ	1/ <sub>4</sub> W 3 W 1/ <sub>4</sub> W 1/ <sub>8</sub> W 1/ <sub>8</sub> W	WW Prec Prec	5% 1% 5% 1%
R623 <sup>7</sup> R641 R701 R703 R707	311-0529-00 321-1289-01 315-0203-00 315-0100-00 315-0222-00		$2.5~\text{k}\Omega,~\text{Var}$ $10.1~\text{k}\Omega$ $20~\text{k}\Omega$ $10~\Omega$ $2.2~\text{k}\Omega$	1/8 W 1/4 W 1/4 W 1/4 W	Prec	0.5% 5% 5% 5%
R708 R709 R711 R713 R715	315-0223-00 315-0103-00 315-0101-00 315-0101-00 315-0562-00		22 kΩ 10 kΩ 100 Ω 100 Ω 5.6 kΩ	1/4 W 1/4 W 1/4 W 1/4 W 1/4 W		5% <b>5</b> % 5% 5%
R718 R719 R723 R725 R728	315-0105-00 315-0363-00 315-0101-00 315-0562-00 315-0105-00		1 ΜΩ 36 kΩ 100 Ω 5.6 kΩ 1 ΜΩ	1/4 W 1/4 W 1/4 W 1/4 W 1/4 W		5% 5% 5% 5%
R729 R748 R749 R753 R756	315-0363-00 321-0295-00 321-0250-00 321-0238-00 311-0635-00		$36 \text{ k}\Omega$ $11.5 \text{ k}\Omega$ $3.92 \text{ k}\Omega$ $2.94 \text{ k}\Omega$ $1 \text{ k}\Omega$ , Var	1/4 W 1/8 W 1/8 W 1/8 W	Prec Prec Prec	5% 1% 1% 1%
R758 R759 R762 R764 R766	321-0293-00 321-0250-00 321-0231-00 311-0091-00 311-0607-00		11 kΩ 3.92 kΩ 2.49 kΩ 1 kΩ, Var 10 kΩ, Var	1/8 W 1/8 W 1/8 W	Prec Prec Prec	1% 1% 1%
R767 R769 R771 R772 R777	315-0333-00 315-0223-00 301-0303-00 301-0303-00 323-0405-00		33 kΩ 22 kΩ 30 kΩ 30 kΩ 162 kΩ	1/4 W 1/4 W 1/2 W 1/2 W 1/2 W	Prec	5% 5% 5% 1%
R779 R780 R781 R782 R787	301-0164-00 321-0284-00 301-0303-00 301-0303-00 301-0164-00		160 kΩ 8.87 kΩ 30 kΩ 30 kΩ 160 kΩ	<sup>1</sup> / <sub>2</sub> W <sup>1</sup> / <sub>8</sub> W <sup>1</sup> / <sub>2</sub> W <sup>1</sup> / <sub>2</sub> W	Prec	5% 1% 5% 5%
R789 R791 R793 R795 R797	301-0164-00 315-0304-00 315-0304-00 315-0624-00 315-0106-00		160 kΩ 300 kΩ 300 kΩ 620 kΩ 10 MΩ	1/ <sub>2</sub> W 1/ <sub>4</sub> W 1/ <sub>4</sub> W 1/ <sub>4</sub> W 1/ <sub>4</sub> W		5% 5% 5% 5%

<sup>&</sup>lt;sup>7</sup>Furnished as **a** unit with R478.

# Electrical Parts List—Type 3S1

## Resistors (cont)

Ckt. No.	Tektronix Part No.	Serial/Model No. Eff Disc	and the same of th	Descrip	tion	
R801	301-0473-00		47 kΩ	¹/₂ W		5%
R803	315-0102-00		1 kΩ	1/4 W	<b>D</b>	5%
R813	321-0311-00		16.9 kΩ	1/ <sub>8</sub> ₩	Prec	1%
R814 R815	322-0367-00 315-01 <b>02</b> -00		64.9 kΩ 1 <b>k</b> Ω	1/ <sub>4</sub> W 1/ <sub>4</sub> W	Prec	5% 1% 1% 5%
KOIS	313-0102-00		1 K22	7/4 VV		J / <sub>0</sub>
R817	308-0299-00		300 Ω	3 W	WW	1%
R825	315-0114-00		110 kΩ	¹/₄ W		5%
R827	315-0182-00		1.8 kΩ	1/4 W		5%
R829	315-0124-00		120 kΩ	1/4 W	_	5% 1%
R831	321-0193-00		1 kΩ	¹/ <sub>8</sub> W	Prec	1%
R832	311-0605-00		200 Ω, Var			
R833	321-0172-00		604 Ω	¹/ <sub>8</sub> W	Prec	1 % 5 %
R835	315-0123-00		12 kΩ	1/4 W		5%
R841	308-0293-00		4 kΩ	3 W	WW	5%
R843	308-0293-00		4 kΩ	3 W	WW	5%
R851	315-0101-00		100 Ω	1/4 W		5%
R853	315-0101-00		$100 \Omega$	¹/₄ W		5% 5%
R <b>8</b> 61	315-0101-00		100 Ω	1/4 W		5%
R863	315-0101-00		100 Ω	¹/₄ W		5%
R865	315-0101-00		100 Ω	1/ <sub>4</sub> W		5%
R867	315-0101-00		100 Ω	1/ <sub>4</sub> W		5%

#### **Switches**

## Unwired or Wired

SW110A SW110B SW110A SW110B SW168	wired *262-0811-00 260-0857-00 wired *262-0810-00	Rotary Rotary Rotary	INTERNAL TRIGGER SAMPLING MODE INTERNAL TRIGGER SAMPLING MODE CH A VOLTS/DIV
SW168 SW290 SW293A,B <sup>8</sup> SW468 SW468	260-0859-00 260-0816-00 *311-0659-00 wired *262-0810-00 260-0859-00	Rotary Slide Rotary Rotary	CH A VOLTS/DIV CH A INVERT NORM CH A CAL CH B VOLTS/DIV CH B VOLTS/DIV
SW590 SW593A, <b>B</b> ° SW730A SW730B	260-0816-00 *311-0659-00 wired *262-0812-00	Slide Rotary	CH B INVERT NORM CH B CAL VERTICAL MODE

<sup>8</sup>Furnished as a unit with R293.

<sup>&</sup>lt;sup>9</sup>Furnished as a unit with R593.

# Switches (cont)

Ckt. No.	Tektronix Part No.	Serial/Model No. Eff Disc		Description
SW730A ) SW730B )	260-0858-00		Rotary	VERTICAL MODE
		Trans	sformers	
T12 T72 T113	*120-0511-00 *120-0491-00 276-0554-00		Toroid, 2 turns, 12 Toroid, 7 turns bifile Core, Toroid Ferrite	ar e
T139 T140 T235	*120-0490-01 *120-0512-00 *120-0492-00		Toroid, 5 turns (twis Toroid, 5 turns Toroid, 3 windings	siea pair)
T439 T440 T535 T820	*120-0490-01 *120-0512-00 *120-0492-00 *120-0488-00		Toroid, 5 turns (twis Toroid, 5 turns Toroid, 5 turns bifil Power	·
		Test	Points	
TP38 TP58 TP161 TP196 TP199	*214-0579-00 *214-0579-00 *214-0579-00 *214-0579-00 *214-0579-00		Pin, Test Point Pin, Test Point Pin, Test Point Pin, Test Point Pin, Test Point	
TP229 TP235 TP279 TP288 TP313	*214-0579-00 *214-0579-00 *214-0579-00 *214-0579-00 *214-0579-00		Pin, Test Point Pin, Test Point Pin, Test Point Pin, Test Point Pin, Test Point	
TP461 TP496 TP499	*214-0579-00 *214-0579-00 *214-0579-00		Pin, Test Point Pin, Test Point Pin, Test Point	
TP529 TC535	*214-0579-00 *214-0579-00		Pin, Test Point Pin, Test Point	
TP579 TP588 TP613 TP707 TP714	*214-0579-00 *214-0579-00 *214-0579-00 *214-0579-00 *214-0579-00		Pin, Test Point Pin, Test Point Pin, Test Point Pin, Test Point Pin, Test Point	
TP724 TP817 TP838 TP839	*214-0579-00 *214-0579-00 *214-0579-00 *214-0579-00		Pin, Test Point Pin, Test Point Pin, Test Point Pin, Test Point	

#### FIGURE AND INDEX NUMBERS

Items in this section are referenced by figure and index numbers to the illustrations which appear on the pullout pages immediately following the Diagrams section of this instruction manual.

#### INDENTATION SYSTEM

This mechanical parts list is indented to indicate item relationships. Following is an example of the indentation system used in the Description column.

Assembly and/or Component
Detail Part of Assembly and/or Component
mounting hardware for Detail Part
Parts of Detail Part
mounting hardware for Parts of Detail Part
mounting hardware for Assembly and/or Component

Mounting hardware always appears in the same indentation as the item it mounts, while the detail parts are indented to the right. Indented items are part of, and included with, the next higher indentation.

Mounting hardware must be purchased separately, unless otherwise specified.

#### PARTS ORDERING INFORMATION

Replacement parts are available from or through your local Tektronix, Inc. Field Office or representative.

Changes to Tektronix instruments are sometimes made to accommodate improved components as they become available, and to give you the benefit of the latest circuit improvements developed in our engineering department. It is therefore important, when ordering parts, to include the following information in your order: Part number, instrument type or number, serial or model number, and modification number if applicable.

If a part you have ordered has been replaced with a new or improved part, your local Tektronix, Inc. Field Office or representative will contact you concerning any change in part number.

Change information, if any, is located at the rear of this manual.

#### ABBREVIATIONS AND SYMBOLS

For an explanation of the abbreviations and symbols used in this section, please refer to the page immediately preceding the Electrical Parts List in this instruction manual.

## INDEX OF MECHANICAL PARTS LIST ILLUSTRATIONS

(Located behind diagrams)

FIG. 1 FRONT

FIG. 2 DELAY-LINE ASSEMBLY

FIG. 3 CHASSIS & REAR

FIG. 4 ACCESSORIES

# SECTION 10 MECHANICAL PARTS LIST

## FIG. 1 FRONT

Fig. & Index No.	Tektronix Part No.	Serial/Model Eff	No. Disc	Q t y	Description 1 2 3 4 5
1-1	366-0319-00			1	KNOB, red—DC OFFSET (CHANNEL A)
-2	213-0020-00			1	knob includes: SCREW, set, 6-32 x 1/8 inch, HSS
<del>-</del> Z	366-0408-00			] -	KNOB, charcoal—A POSITION knob includes:
-3	213-0048-00			1 1	SCREW, set, 4-40 x 1/8 inch, HSS RESISTOR, variable
				-	mounting hardware: (not included w/resistor)
-4 -5	210-0207-00 210-0012-00			1	LUG, solder, 3/8 ID x 5/8 inch OD, SE
-6	210-0072-00			1	LOCKWASHER, internal, $\frac{3}{8}$ ID x $\frac{1}{2}$ inch OD WASHER, flat, $\frac{3}{8}$ ID x $\frac{1}{2}$ inch OD
-7	210-0590-00			i	NUT, hex., $\frac{3}{8}$ -32 x $\frac{7}{16}$ inch
-8	366-0189-00			1	KNOB, red—SMOOTH NORMAL
	213-0020-00			1	knob includes:
-9	366-0322-00			i	SCREW, set, 6-32 x 1/8 inch, HSS KNOB, charcoal—DUAL TRACE
				-	knob includes:
	213-0004-00			1	SCREW, set, 6-32 x 3/16 inch, HSS
-10	262-0812-00			1	SWITCH, wired—DUAL TRACE
	260-0858-00			1	switch includes: SWITCH, unwired
				-	mounting hardware: (not included w/switch)
-11	210-0590-00			1	NUT, hex., $\frac{3}{8}$ -32 x $\frac{7}{16}$ inch
-12	366-0319-00			1	KNOB, red—DC OFFSET (CHANNEL B)
	213-0020-00			•	knob includes:
-13	366-0408-00			1 1	SCREW, set, 6-32 x 1/8 inch, HSS KNOB, charcoal—B POSITION
					knob includes:
	213-0048-00			1	SCREW, set, 4-40 x 1/8 inch, HSS
-14				1	RESISTOR, variable
-15	210-0207-00			1	mounting hardware: (not included w/resistor) LUG, solder, 3/8 ID x 5/8 inch OD, SE
	210-0012-00			i	LOCKWASHER, internal, $\frac{3}{8}$ ID x $\frac{1}{2}$ inch OD
-1 <i>7</i>	210-0978-00			1	WASHER, flat, $\frac{3}{8}$ ID x $\frac{1}{2}$ inch OD
-18	210-0590-00			1	NUT, hex., 3/8-32 x 7/16 inch

## FIG. 1 FRONT (cont)

Fig. & Index No.	Tektronix Part No.	Serial/Model Eff	No. Disc	Q † y	Description 1 2 3 4 5
1-19	366-0189-00			1	KNOB, red—CAL (CHANNEL A)
				-	knob includes:
	213-0020-00			1	SCREW, set, 6-32 x 1/8 inch, HSS
-20	366-0322-00			1	KNOB, charcoal—mVOLTS/DIV (CHANNEL A)
	010 0004 00			1	knob includes:
01	213-0004-00			1	SCREW, set, 6-32 x <sup>3</sup> / <sub>16</sub> inch, HSS
-21	262-0810-00			1	SWITCH, wired—mVOLTS/DIV (CHANNEL A)
	240 0950 00			- 1	switch includes:
-22	260-0859-00 384-0671-00			1	SWITCH, unwired
-22 -23				i	SHAFT, extension RESISTOR, variable
-25				'.	mounting hardware: (not included w/resistor)
-24	211-0114-00			2	SCREW, 4-40 x 1/2 inch, PHS
-25	361-0154-00			2	SPACER, sleeve, 0.188 inch long
20				-	mounting hardware: (not included w/switch)
-26	210-0255-00			1	LUG, solder, $\frac{3}{8}$ inch ID
-27	210-0590-00			1	NUT, hex., $\frac{3}{8}$ -32 x $\frac{7}{16}$ inch
-28	366-0189-00			1	KNOB, red—CAL (CHANNEL B)
				-	knob includes:
	213-0020-00			]	SCREW, set, $6-32 \times \frac{1}{8}$ inch, HSS
-29	366-0322-00			1	KNOB, charcoal—mVOLTS/DIV (CHANNEL B)
	010 0004 00				knob includes:
00	213-0004-00			1	SCREW, set, 6-32 x 3/16 inch, HSS
-30	262-0810-00			1	SWITCH, wired—mVOLTS/DIV (CHANNEL B)
	260-0859-00			1	switch includes:
-31	384-0671-00			i	SWITCH, unwired
-32	304-00/1-00			i	SHAFT, extension RESISTOR, variable
-52					mounting hardware: (not included w/resistor)
-33	211-0014-00			2	SCREW, 4-40 x 1/2 inch, PHS
-34	361-0154-00			2	SPACER, sleeve, 0.188 inch long
0-1				-	mounting hardware: (not included w/switch)
-35	210-0255-00			1	LUG, solder, 3/8 inch ID
-36	210-0590-00			1	NUT, hex., $\frac{3}{8}$ -32 x $\frac{7}{16}$ inch
					7, 52.7, 7, 62.7, 7, 6
-37	366-0140-00			1	KNOB, red—SAMPLING MODE
				-	knob includes:
	213-0004-00			1	SCREW, set, 6-32 x <sup>3</sup> / <sub>16</sub> inch, HSS
-38	366-0254-00			1	KNOB, charcoal—INTERNAL TRIGGER
				-	knob includes:
	213-0020-00			1	SCREW, set, $6-32 \times \frac{1}{8}$ inch, HSS
-39	262-0811-00			1	SWITCH, wired—INTERNAL TRIGGER
	0.00000			-	switch includes:
40	260-0857-00			1	SWITCH, unwired
-40	175-0453-00			2	ASSEMBLY, cable
				,	each assembly includes:
				1	CONNECTOR, right angle, female
41	210 0070 00			-	mounting hardware: (not included w/switch)
-41 -42	210-0978-00 210-0590-00			] 1	WASHER, flat, <sup>13</sup> / <sub>8</sub> ID x <sup>1</sup> / <sub>2</sub> inch OD
-42	Z10-0570-00			1	NUT, hex., $\frac{3}{6}$ -32 x $\frac{7}{16}$ inch

## FIG. 1 FRONT (cont)

Fig. & Index No.	Tektronix Part No.	Serial/Model Eff	Q † y	Description 1 2 3 4 5
1-43	366-0109-00		1	KNOB, plug-in securing
	212 0005 00		•	knob includes:
-44	213-0005-00 214-0052-00		1	SCREW, set, 8-32 x 1/8 inch, HSS
	214-0032-00			FASTENER, pawl right mounting hardware: (not included w/fastener)
	210-0004-00		1	LOCKWASHER, internal #4 (not shown)
-45	210-0406-00		2	NUT, hex., 4-40 x <sup>3</sup> / <sub>16</sub> inch
-46	136-0140-00		4	SOCKET, banana jack
			-	mounting hardware for each: (not included w/socket)
-47	210-0895-00		1	WASHER, plastic insulating
	210-0583-00		2	NUT, hex., 1/4-32 x 5/16 inch
	210-0269-00		1	LUG, solder, terminal
-48	358-0054-00		2	BUSHING
-49			2	RESISTOR, variable
E0	010 0000 00			mounting hardware for each: (not included w/resistor)
-50 -51	210-0223-00 210-0471-00		1 1	LUG, solder, $\frac{1}{4}$ ID x $\frac{7}{16}$ inch OD, SE NUT, hex., $\frac{1}{4}$ -32 x $\frac{5}{16}$ x $\frac{19}{32}$ inch long
-51	210-04/1-00		•	1101, flex., 74-32 x 716 x -732 filefill folig
-52	358-0054-00		1	BUSHING
-53			i	RESISTOR, variable
			-	mounting hardware: (not included w/resistor)
	210-0046-00		1	LOCKWASHER, internal, 1/4 ID x 0.400 inch OD
-54	210-0471-00		1	NUT, hex., $\frac{1}{4}$ -32 x $\frac{5}{16}$ x $\frac{19}{32}$ inch long
-55	131-0206-00		2	CONNECTOR, probe power, 4 pin
			-	mounting hardware for each: (not included w/connector)
-56	210-0270-00		1	LUG, solder, terminal
-57	210-0559-00		1	NUT, hex., 7/16-28 x 9/16 inch
-58	352-0084-00		4	HOLDER, neon, single
-59	378-0541-00		4	FILTER, lens, neon
-60	200-0609-00		4	COVER, neon holder
-61	132-0040-00		2	ADAPTER, panel
-62	211-0101-00		4	mounting hardware for each: (not included w/adapter) SCREW, 4-40 x <sup>1</sup> / <sub>4</sub> inch, 100° csk, FHS
-	0101 00			CONETT! - TO X /4 IIICII, 100 CSK, 1110

## Mechanical Parts List—Type 3S1

## FIG. 1 FRONT (cont)

Fig. &				Q	
	Tektronix	Serial/Model		t	Description
<u>N</u> o.	Part No.	Eff	Disc	у	1 2 3 4 5
1-63	260-0816-00			1	SWITCH, slide—INVERT NORM (CHANNEL A)
				-	mounting hardware: (not included w/switch)
-64	211-0030-00			2	SCREW, 2-56 x 1/4 inch, FHS
-65	210-0405-00			2	NUT, hex., 2-56 x 3/16 inch
-66	260-0816-00			1	SWITCH, slide—INVERT NORM (CHANNEL B)
				-	mounting hardware: (not included w/switch)
	211-0030-00			2	SCREW, 2-56 x $\frac{1}{4}$ inch, FHS (not shown)
-67	210-0405-00			2	NUT, hex., 2-56 x <sup>3</sup> / <sub>16</sub> inch
-68	333-0978-01			1	PANEL, front
-69	386-1189-00			i	PLATE, sub-panel
•	00			•	revite, sob-parier

## FIG. 2 DELAY-LINE ASSEMBLY

	Tektronix	Serial/Model		Q t	Description
_No.	Part No.	Eff	Disc	у	1 2 3 4 5
2-	119-0128-00			1	ASSEMBLY, delay-line
-1	380-0118-00			2	assembly includes: HOUSING
- <b>2</b>	129-0116-00			1	POST, 2.828 inches long
-3	200-0735-00			ī	COVER, top
-4	200-0736-00			i	COVER, bottom
-5	211-0510-00			8	SCREW, $6-32 \times \frac{3}{8}$ inch, PHS
-6	210-0949-00			4	WASHER, flat, % ID x 1/2 inch OD
-7	361-0161-00			1	SPACER, plate
-8	132-0016-00			2	NUT, retaining
-9	132-0131-00			2	SHELL
-10	132-0001-00			2	NUT, coupling
-11	132-0007-00			2	RING, snap
-12	214-0871-00			2 2 2	CONTACT, electrical
-13	132-0028-00				INSULATOR, plastic
-14	132-0029-00			2	CONDUCTOR, inner
-15	132-0002-00			2	SLEEVE, outer conductor
				-	mounting hardware: (not included w/assembly)
-16	211-0507-00			4	SCREW, 6-32 x <sup>5</sup> / <sub>16</sub> inch, PHS
	210-0457-00			2	NUT, keps, $6-32 \times \frac{5}{16}$ inch (not shown)
-1 <i>7</i>	210-0803-00			2	WASHER, flat, 0.150 ID x 3/8 inch OD

## FIG. 3 CHASSIS & REAR

Fig. & Index No.	Tektronix Part No.	Serial/Model Eff	No. Disc	Q t y	Description 1 2 3 4 5
3-1	386-1190-00			1	PLATE, chassis support
-2 -3	211-0094-00			4 1	plate includes: SCREW, 4-40 x ½ inch, PHS TRANSISTOR
-4 -5	211-0510-00 210-0202-00			2	mounting hardware: (not included w/transistor) SCREW, 6-32 x <sup>3</sup> / <sub>8</sub> inch, PHS LUG, solder, SE #6
-6 <i>-7</i> -8	386-0143-00 210-0935-00 210-0803-00			1 2 2	PLATE, insulator WASHER, fiber, 0.140 ID $\times$ 0.375 inch OD WASHER, flat, 0.150 ID $\times$ $^{3}/_{8}$ inch OD
-0 -9	210-0457-00			2	NUT, keps, 6-32 x <sup>5</sup> / <sub>16</sub> inch
-10	210-0201-00			1	LUG, solder, SE #4 mounting hardware: ( not included w/lug)
-11	213-0044-00			1	SCREW, thread forming, 5-32 x 3/16 inch, PHS
-12	344-0117-00			1	CLIP, capacitor mounting mounting hardware: (not included w/clip)
-13	213-0044-00			1	SCREW, thread forming, 5-32 x 3/16 inch, PHS
-14	407-0324-00			1	BRACKET, transformer mounting hardware: (not included w/bracket)
-15 -16	210-0201-00 213-0138-00			1	LUG, solder, SE #4 SCREW, sheet metal, #4 x 3/16 inch, PHS
-1 <i>7</i> -18	358-0215-00 441-0721-00			2 1	BUSHING, plastic CHASSIS, Channel A
-19 -20	210-0457-00 211-0504-00			2 3	mounting harware: (not included w/chassis) NUT, keps, $6.32 \times \frac{5}{16}$ inch SCREW, $6.32 \times \frac{1}{4}$ inch, PHS
-21 -22	343-0089-00 670-0146-00			1	CLAMP, cable, plastic ASSEMBLY, circuit board—CHANNEL A
-23 -24 -25 -26 -27	388-0846-00 214-0506-00 214-0579-00 136-0220-00 344-0108-00 352-0101-00			1 42 12 18 8 1	assembly includes: BOARD, circuit PIN, connector PIN, test point SOCKET, transistor, 3 pin CLIP, diode HOLDER, toroid
-28	361-0008-00			1	mounting hardware: (not included w/holder) SPACER, plastic, <sup>5</sup> / <sub>32</sub> inch long

# FIG. 3 CHASSIS & REAR (cont)

Fig. &				Q	
	Tektronix	Serial/Model	<b>.</b> .	t	Description
No.	Part No.	Eff	Disc y	у	1 2 3 4 5
3-29	352-0100-00			1	HOLDER, variable resistor
-30	361-0008-00			1	mounting hardware: (not included w/holder) SPACER, plastic, <sup>5</sup> / <sub>32</sub> inch long
-31	131-0391-00		2	2	CONNECTOR, coaxial, 1 contact, male
	337-0938-00		1	1	SHIELD, electrical
	136-0234-0 <b>0</b>		4	4	RECEPTACLE
-34	337-0940-00		1	1	SHIELD, electrical
	136-0219-00		1	1	SOCKET, transistor, 4 pin
-36	136-0235-00		1	1	SOCKET, transistor, 6 pin
				-	mounting hardware: (not included w/assembly)
-37	211-0116-00		•		SCREW, sems, 4-40 x 5/16 inch, PHB
-38	441-0720-00		1	1	CHASSIS, Channel B
					mounting hardware: (not included w/chassis)
	210-0457-00				NUT, keps, 6-32 x <sup>5</sup> / <sub>16</sub> inch
-39	211-0504-00		3	3	SCREW, 6-32 x 5/16 inch, PHS
-40	670-0147-00		1	1	ASSEMBLY, circuit board—CHANNEL B
	200 00 47 00			-	assembly includes:
	388-0847-00			1	BOARD, circuit
	214-0506-00		39		PIN, connector
	214-0579-00		11		PIN, test point
	136-0220-00		17		SOCKET, transistor, 3 pin
_	131-0391-00 352-0101-00			2 1	CONNECTOR, coaxial, 1 contact, male HOLDER, toroid
-10				-	mounting hardware: (not included w/holder)
-46	361-0008-00			1	SPACER, plastic, 5/32 inch long
-47	352-0100-00		î	i	HOLDER, variable resistor
				-	mounting hardware: (not included w/holder)
-48	361-0008-00		1	1	SPACER, plastic, <sup>5</sup> / <sub>32</sub> inch long
-49	344-0108-00		8	3	CLIP, diode
	136-0235-00		1		SOCKET, transistor, 6 pin
	337-0937-00		1	l	SHIELD, electrical
	136-0234-00		4	4	RECEPTACLE
	337-0941-00		i		SHIELD, electrical
	136-0219-00		j		SOCKET, transistor, 4 pin
	136-0183-00		ì		SOCKET, transistor, 3 pin
	200-0385-00		i		COVER, transistor
,			•		mounting hardware: (not included w/assembly)
-57	211-0116-00		6	5	SCREW, sems, 4-40 x <sup>5</sup> / <sub>16</sub> inch, PHB

FIG. 3 CHASSIS & REAR (cont)

Fig. &				Q	
Index		Serial/Model	No.	f	Description
No.	Part No.	Eff	Disc	У	Description 1 2 3 4 5
3-58	670-0148-00			1	ACCEARDLY -iit land CTRORE
3-30				1	ASSEMBLY, circuit board—STROBE
	388-0848-00			i	assembly includes: BOARD, circuit
-5 <b>9</b>	337-0939-00			i	
-60	136-0234-00			4	SHIELD, electrical RECEPTACLE
-61	337-0936-00			1	SHIELD, electrical
	131-0391-00			3	CONNECTOR, coaxial, 1 contact, male
-63	352-0100-00			5	HOLDER variable resistor
-00				-	mounting hardware for each: (not included w/holder)
-64	361-0007-00			1	
-0-4	301-0007-00			,	SPACER, plastic, 0.062 inch long
-65	214-0579-00			6	PIN, test point
-66	136-0220-00			11	SOCKET, transistor, 3 pin
-67	136-0183-00			5	SOCKET, transistor, 3 pin
-68	200-0385-00			1	COVER, transistor, 1/16 inch long
-69	344-0061-00			2	CLIP, diode
	136-0252-00			3	SOCKET, pin connector
-70	213-0172-00			1	SCREW, thumb
	354-0311-00			1	RING, rubber
- <b>7</b> 1	407-0356-00			2	BRACKET, circuit board mounting
				-	mounting hardware for each: (not included w/bracket)
-72	213-0088-00			2	SCREW, thread forming, $\#4 \times \frac{1}{4}$ inch, PHS
					Ç, ,4 ,
<i>-7</i> 3	175-0414-01			2	CABLE ASSEMBLY
-70	775-0414-01			-	each cable assembly includes:
				2	CONNECTOR, right angle, female
-74	179-1191-00			î	CABLE HARNESS, A Chassis
7.4	77-1171-00				cable harness includes:
	131-0371-00			29	CONNECTOR, single contact
- <b>7</b> 5	179-1192-00			ĺ	CABLE HARNESS, B Chassis
					cable harness includes:
	131-0371-00			53	CONNECTOR, single contact
-76	179-1193-00			1	CABLE HARNESS, switch
-77	131-0149-00			i	CONNECTOR, 24 contact
• •				-	mounting hardware: (not included w/connector)
-78	211-0016-00			2	SCREW, 4-40 x $\frac{5}{8}$ inch, RHS
	166-0032-00			2	SPACER
	210-0201-00			ī	LUG, solder, SE #4 (not shown)
-80	210-0586-00			2	NUT, keps, 4-40 x <sup>1</sup> / <sub>4</sub> inch
	_ :			-	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1

## FIG. 3 CHASSIS & REAR (cont)

Fig. & Index No.	Tektronix Part No.	Serial/Model Eff	No.	Q t y	Description
3-81	351-0037-00			1	GUIDE, shoe
-82 -83	211-0013-00 210-0586-00			1	mounting hardware: (not included w/guide) SCREW, 4-40 x <sup>3</sup> / <sub>8</sub> inch, RHS NUT, keps, 4-40 x <sup>1</sup> / <sub>4</sub> inch
-84	131-0149-00			1	CONNECTOR, 24 contact
- <b>8</b> 5 -86	211-0008-00 210-0586-00			- 2 2	mounting hardware: (not included w/connector) SCREW, $4-40 \times 1/4$ inch, PHS NUT, keps, $4-40 \times 1/4$ inch
-87	210-0202-00			1	LUG, solder, SE #6
-88 -89	211-0507-00 210-0457-00			- ] ]	mounting hardware: (not included w/lug) SCREW, $6-32 \times {}^5/_{16}$ inch, PHS NUT, keps, $6-32 \times {}^5/_{16}$ inch
-90	384-0615-00			4	ROD, spacer
-91	212-0044-00		1	- 1	mounting hardware for each: (not included w/rod) SCREW, $8-32 \times \frac{1}{2}$ inch, RHS
-92	387-0595-00		1	l	PLATE, rear

# SECTION 11 DIAGRAMS

The following symbols are used on the diagrams:

(5)

Screwdriver adjustment

Front- or rear panel control or connector

Clockwise control rotation in direction of arrow

Refer to indicated diagram

Connection to circuit board made with pin connector at indicated pin

Connection soldered to circuit board

Blue line encloses components located on circuit board

## VOLTAGE AND WAVEFORM TEST CONDITIONS

Typical voltage measurements and waveform photographs (shown in blue) were obtained under the following conditions unless noted otherwise on the individual diagrams:

#### Test Oscilloscope

Bandwidth DC to 33 MHz

Probe Input Impedance 10 Megohms, 7 picofarads

Probe Ground Lead Clipped to Type 3S1

chassis

Triggering Internal unless

indicated otherwise

#### DC Voltmeter

Type Volt-Ohmmeter Sensitivity 20,000  $\Omega$ /volt

#### Type 3S1 Conditions

Connected to oscilloscope through 30-inch flexible extension (Tektronix Part No. 012-0066-00)

Vertical Input Signal None External Triggering Signal None

#### Type 3S1 Control Settings

mVOLTS/DIV 200

mVolts/Div VARIABLE CAL (at detent)
Vertical POSITION Centered

DC OFFSET ±1 V Zero volts at OFFSET

OUT

SMOOTH-NORMAL
INVERT-NORM
SAMPLING MODE
TRIGGERED

DISPLAY MODE CHAN A (CHAN B)

INTERNAL TRIGGER A


#### Type 3T77A Sampling Sweep plug-in


Trigger Sensitivity Clockwise


Dots/div 100


Trigger Mode Int


TIME/DIV 50 nSEC













VOLTAGES OBTAINED UNDER CONDITIONS

\* MEASURED WITH TEST OSCILLOSCOPE AND IO MEGOHM PROBE. VALUES ARE TYPICAL.

+






VOLTAGES OBTAINED UNDER CONDITIONS GIVEN ON DIAGRAM


\* MEASURED WITH TEST OSCILLOSCOPE AND IO MEGOHM PROBE. VALUES ARE TYPICAL.

TYPE 351

+


В






TYPE 3SI

В







TYPE 351


+

В





A OFF II




\* UPPER, CENTER, AND LOWER READINGS WITH TRACE AT THE UPPER, CENTER, AN BOTTOM GRATICULE LINES RESPECTIVEL


VOLTAGES OBTAINED UNDER CONDITIONS


TYPE 351


+


A















TYPE 351



REFERENCE DIAGRAMS

CHAN A MEMORY

S CHAN B MEMORY

OUTPUT AMP

DIGITAL LOGIC \$ 567 EKP






FIG. 1 FRONT




TYPE 3S1 DUAL-TRACE SAMPLING UNIT


## FIG. 2 DELAY-LINE ASSEM




## IG. 2 DELAY-LINE ASSEMBLY



TYPE 3S1 DUAL-TRACE SAMPLING UNIT



## FIG. 3 CHASSIS & REAR



TYPE 3S1 DUAL-TRACE SAMPLING UNIT

## FIG. 4 STANDARD ACCESSORIES



**1**A

Fig. & Index No.		Serial/Model Eff	No. Disc	Q t y	1 2 3 4 5	Description	
4-1	01 <i>7</i> -0502-00 070-0632-00			2 2	CABLE, 50 $\Omega$ , 5 Nse MANUAL, instruction		

#### MANUAL CHANGE INFORMATION

At Tektronix, we continually strive to keep up with latest electronic developments by adding circuit and component improvements to our instruments as soon as they are developed and tested.

Sometimes, due to printing and shipping requirements, we can't get these changes immediately into printed manuals. Hence, your manual may contain new change information on following pages. If it does not, your manual is correct as printed.

TYPE 3S1 All SN Page 1 of 10

## GENERAL MODIFICATION INFORMATION

All Type 3S1 Dual Trace Sampling Units are modified from that shown in this Instruction Manual. The modification improved the nature of the strobe pulses used to forward bias the Sampling Bridge at the time of taking a sample. Circuits include the Avalanche circuit of the Gate Generator, and the strobe pulse balancing transformers that convert the single ended strobe pulse to push pull drive for the Sampling Bridge.

Also modified is the Internal Trigger circuit. A ferrite toroid at Pll now allows the instrument to operate properly while connected to the indicator oscilloscope by a flexible interconnecting cable.

Text corrections, component locations, parts list correction, and schematic diagram corrections follow.

#### TEXT CORRECTIONS

Section 5 Circuit Description

Page 5-3 Last paragraph, right column, under 50-ohm Input Environment REPLACE: the text with the following new text:

The trigger take-off circuit (Diagram 2) consists of a resistance divider connected directly to the input transmission line. Resistance loading of the 50-ohm input circuit reduces the input resistance by 6.727  $\Omega$ . The actual input resistance is restored to 50  $\Omega$  by a series resistor, R100. The trigger takeoff resistors located just behind the input connector are R100 and R101. They

Page 2 of 10 TYPE 3S1 All SN

feed a 50  $\Omega$  transmission line and then the INTERNAL TRIGGER switch. At the INTERNAL TRIGGER switch, about 12% of the input signal is sent to the horizontal timing unit, or is terminated to ground in R103-R104, depending upon the switch position.

Termination of the trigger take-off circuit remains 50  $\Omega$  for either position of the INTERNAL TRIGGER switch. When at A (or B), the 50  $\Omega$  termination is a complex function that includes Cl09-Rl09 and Ll13. Ll13 has very low DC resistance, and is essentially not there for very high frequency signals. Cl09 couples very high frequency signals directly to the timing unit 50  $\Omega$  trigger circuit. DC signals "see" only Rl09, and essentially no resistance due to Ll13. This circuit assures there is always a 50  $\Omega$  termination on the trigger take-off circuit. There is no internal triggering possible from DC signals.

Components of the internal trigger circuit mounted at the instrument rear panel, C113 and T113, assure the circuit has no ringing due to step signals when the Type 3S1 is operated on an extension cable during maintenance or calibration.

This completes the new trigger take-off text. Return to original text material beginning with the Delay Line section at the top of page 5-4.

Page 5-4 first paragraph, right column, Sampling Bridge text REPLACE: the Sampling Bridge text beginning with line 4:

into conduction by the gate generator output signal that arrives through J139, T140 and T139. The signal is single-ended as it

TYPE 3S1 All SN. Page 3 of 10

enters J139. T140 and T139 convert it to a very well balanced, push-pull pulse, which is then capacitively coupled to the two bias corners of the sampling diode bridge. R139-R140 help balance the gate generator pulse signals to be equal in respect to ground.

This completes the new Sampling Bridge text. Return to the original text material beginning with the words "The sampling diodes..." line 9, same paragraph.

Page 5-13 3rd paragraph under Avalanche Circuit, left column ADD: at the end of the paragraph:

ClO enhances the avalanche effect in Qll by maintaining collectorbase voltage during the time the circuit is being triggered.


ADD: the following Figures 1 and 2.

Page 6 of 10 TYPE 3S1 All: SN

## ELECTRICAL PARTS LIST CORRECTIONS


#### Gate Generator

REMO	REMOVE:						
	C15	283-0115-00		47 pF	Ce <b>r</b>	200 <b>V</b>	
CHANGE TO:							
	C70	283-0135-00		100 pF			
	Q11	153-0556-00		Selected			
	Rl	317-0510-00		51 <u>Q</u>	1/8 W		5%
	R6	315-0563-00		56 k	1/4 W		5%
	<b>T</b> 12	120-0511-00		Toroid,	2 winding	;s	
ADD:							
	C10	281-0613-00		10 pF		2 <b>0</b> 0 V	
	Dl	152-0141-02					
			Channel A	Sampler			
CHAN	IGE TO:			_			
	D139	152 <b>-0141-</b> 02					
	T139	120-0490-01		Toroid,	5T B <b>ifils</b>	ır	
ADD:		•		•			
	R139	317-0181-00		130 Ω	1/8 W		5%
	R140	317-0221-00		220 &	·		5%
	T140	120-0512-00		Toroid,	5 <b>T</b> Bifila	ır	
			Channel B	Sampler			
Channel B Sampler CHANGE TO:							
OILA		152 01/1 02					
	D439	152-0141-02					
	T439	120-0490-01		Toroid,	5T B <b>ifi</b> la	ır	
M12,762/867							




PARTIAL

GATE GENERATORS DIAGRAM (1)



PARTIAL




PARTIAL

CHANNEL B SAMPLER DIAGRAM



Page 10 of 10 TYPE 3S1 All SN



#### PARTIAL

PWR DSTR & CONNECTOR TO INDICATOR

DIAGRAM (8)

#### TEXT CORRECTION

Section 8 Calibration
Page 8-18 Fig. 8-15C

The waveform was inadvertantly rotated 180° before the measurement limits were marked. Refer to Fig. 7-9D on page 7-10 for a correct illustration when checking transient response at 2 ns/div in step 9 of the Calibration Procedure.

#### TEXT CORRECTION

Section 3 Operating Instructions

Page 3-4 First Time Real Time Sampling

ADD: the following at the end of First Time Real Time Sampling instructions:

Incorrect displays can be obtained during Real Time Sampling when the INTERNAL TRIGGER switch is used to internally trigger the Time Base unit. The incorrect displays are possible for either step signals or sine wave signals under the special conditions listed here.

- 1. The INTERNAL TRIGGER switch is placed to the channel in operation.
- 2. Step displays of signals with 10% to 90% risetime of approximately 2.5 µs and faster.
  - 3. Sine wave displays of frequencies between 50 kHz and 20 MHz.

Magnitude of display error for step displays will be approximately 6% overshoot at the step transition when the step signal has a risetime of 100 ns or less. The overshoot will decay with a 2.5 µs time constant.

Magnitude of display error for sine wave signals will be approximately 8% too much amplitude (pk-to-pk) at 1 MHz, decreasing to about 2% for both 200 kHz and 10 MHz, and 0% error at about 50 Hz and 20 MHz.

The displays will be correct when the INTERNAL TRIGGER switch is placed to the unused channel (the unused channel can be used for trigger takeoff to the timing unit), or when the switch is placed

Page 2 of 2 TYPE 3S1

at OFF and the timing unit is externally triggered. Displays will also be correct for step signals with 10% to 90% risetime longer than approximately 2.5 µs, and for sine wave signals 50 kHz and lower and 20 MHz and higher.

## PARTS LIST CORRECTION

CHANGE TO:

C109	283-0110-00	.005 μF	150 V
C112	283-0110-00	•005 µF	150 V

#### TEXT CORRECTIONS

Section 5 Circuit Description

Page 5-9 Bottom of left hand column

DELETE: the last line of that column and replace with the following:

supply. D243 is a protective clamp that prevents the source
leads of Q243 from going more negative than -0.6 volt, permitting
Q243 to be withdrawn from its socket without turning the power off.
D243 is normally reverse biased and does not conduct. D252 is a
protective clamp to prevent the drain of...(continue with present
text at top of right column).

TYPE 3S1 ALL SN

## PARTS LIST AND SCHEMATIC CORRECTION

CHANGE TO:

R206 315-0203-00 20 kQ 1/4 W 5% R506 315-0203-00 20 kQ 1/4 W 5%