## MC10176

## Hex D Master/Slave <br> Flip-Flop

The MC10176 contains six high-speed, master slave type "D" flip-flops. Clocking is common to all six flip-flops. Data is entered into the master when the clock is low. Master to slave data transfer takes place on the positive-going Clock transition. Thus, outputs may change only on a positive-going Clock transition. A change in the information present at the data (D) input will not affect the output information any other time due to the master-slave construction of this device.

- $P_{D}=460 \mathrm{~mW}$ typ/pkg (No Load)
- $\mathrm{f}_{\text {toggle }}=150 \mathrm{MHz}$ (typ)
- $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=2.0 \mathrm{~ns}$ typ $(20 \%-80 \%)$


ON Semiconductor
http://onsemi.com


Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 18 of the ON Semiconductor MECL Data Book (DL122/D)

ORDERING INFORMATION

| Device | Package | Shipping |
| :--- | :---: | :---: |
| MC10176L | CDIP-16 | 25 Units / Rail |
| MC10176P | PDIP-16 | 25 Units / Rail |
| MC10176FN | PLCC-20 | 46 Units / Rail |

## MC10176

ELECTRICAL CHARACTERISTICS

| Characteristic | Symbol | Pin Under Test | Test Limits |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $-30^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+85^{\circ} \mathrm{C}$ |  |  |
|  |  |  | Min | Max | Min | Typ | Max | Min | Max |  |
| Power Supply Drain Current | $\mathrm{I}_{\mathrm{E}}$ | 8 |  | 121 |  | 88 | 110 |  | 121 | mAdc |
| Input Current | linH | $\begin{aligned} & 5 \\ & 9 \end{aligned}$ |  | $\begin{aligned} & 350 \\ & 495 \end{aligned}$ |  |  | $\begin{aligned} & 220 \\ & 310 \end{aligned}$ |  | $\begin{aligned} & 220 \\ & 310 \end{aligned}$ | $\mu \mathrm{Adc}$ |
|  | $\mathrm{linL}^{\text {L }}$ | 5 9 | 0.5 0.5 |  | 0.5 0.5 |  |  | 0.3 0.3 |  | $\mu \mathrm{Adc}$ |
| Output Voltage Logic 1 | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{gathered} 2 \dagger \\ 15 \dagger \end{gathered}$ | $\begin{aligned} & -1.060 \\ & -1.060 \end{aligned}$ | $\begin{aligned} & -0.890 \\ & -0.890 \end{aligned}$ | $\begin{aligned} & -0.960 \\ & -0.960 \end{aligned}$ |  | $\begin{aligned} & -0.810 \\ & -0.810 \end{aligned}$ | $\begin{aligned} & -0.890 \\ & -0.890 \end{aligned}$ | $\begin{aligned} & -0.700 \\ & -0.700 \end{aligned}$ | Vdc |
| Output Voltage Logic 0 | $\mathrm{V}_{\text {OL }}$ | $\begin{gathered} 2 \dagger \\ 15 \dagger \end{gathered}$ | $\begin{aligned} & \hline-1.890 \\ & -1.890 \end{aligned}$ | $\begin{aligned} & \hline-1.675 \\ & -1.675 \end{aligned}$ | $\begin{aligned} & \hline-1.850 \\ & -1.850 \end{aligned}$ |  | $\begin{aligned} & \hline-1.650 \\ & -1.650 \end{aligned}$ | $\begin{aligned} & \hline-1.825 \\ & -1.825 \end{aligned}$ | $\begin{aligned} & \hline-1.615 \\ & -1.615 \end{aligned}$ | Vdc |
| Threshold Voltage Logic 1 | $\mathrm{V}_{\text {OHA }}$ | $\begin{gathered} 2 \dagger \\ 15 \dagger \end{gathered}$ | $\begin{aligned} & \hline-1.080 \\ & -1.080 \end{aligned}$ |  | $\begin{aligned} & \hline-0.980 \\ & -0.980 \end{aligned}$ |  |  | $\begin{aligned} & \hline-0.910 \\ & -0.910 \end{aligned}$ |  | Vdc |
| Threshold Voltage Logic 0 | $\mathrm{V}_{\text {OLA }}$ | $\begin{gathered} 2 \dagger \\ 15 \dagger \end{gathered}$ |  | $\begin{aligned} & \hline-1.655 \\ & -1.655 \end{aligned}$ |  |  | $\begin{aligned} & \hline-1.630 \\ & -1.630 \end{aligned}$ |  | $\begin{aligned} & -1.595 \\ & -1.595 \end{aligned}$ | Vdc |
| Switching Times ( $50 \Omega$ Load) Clock Input <br> Propagation Delay <br> Rise Time (20 to 80\%) <br> Fall Time (20 to 80\%) | $\begin{gathered} \mathrm{t}_{9+2+} \\ \mathrm{t}_{9+2-} \\ \mathrm{t}_{2+} \\ \mathrm{t}_{2-} \end{gathered}$ | $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 1.6 \\ & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 4.6 \\ & 4.1 \\ & 4.1 \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 1.6 \\ & 1.1 \\ & 1.1 \end{aligned}$ |  | $\begin{aligned} & 4.5 \\ & 4.5 \\ & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 1.6 \\ & 1.1 \\ & 1.1 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 4.4 \\ & 4.4 \end{aligned}$ | ns |
| Setup Time | $\mathrm{t}_{\text {setup }}$ | 2 | 2.5 |  | 2.5 |  |  | 2.5 |  | ns |
| Hold Time | $\mathrm{thold}^{\text {d }}$ | 2 | 1.5 |  | 1.5 |  |  | 1.5 |  | ns |
| Toggle Frequency (Max) | $\mathrm{f}_{\text {tog }}$ | 2 | 125 |  | 125 | 150 |  | 125 |  | MHz |
| $\dagger$ Output level to be measured after a clock pulse has been applied to the $C \operatorname{lnput}$ (Pin 9) |  |  |  |  |  |  |  |  |  |  |

## MC10176

ELECTRICAL CHARACTERISTICS (continued)

$\dagger$ Output level to be measured after a clock pulse has been applied to the C Input (Pin 9) $\quad \square \square-\mathrm{V}_{\text {IIImin }}$
Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a $50-\mathrm{ohm}$ resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

## MC10176

## PACKAGE DIMENSIONS

PLCC-20
FN SUFFIX
PLASTIC PLCC PACKAGE
CASE 775-02
ISSUE C


VIEW S
NOTES:

1. DATUMS -L-,-M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.
2. DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T--, SEATING PLANE
3. DIMENSIONS R AND U DO NOT INCLUDE MOLD
4. DIMENSIONS R AND U DO NOT INCLUDE MOLD
FLASH. ALLOWABLE MOLD FLASH IS $0.010(0.250)$ PER SIDE.
5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: INCH.
THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP INCLUDING ANY MISMATCH BETWEEN
6. DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 ( 0.940 ). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

## MC10176

## PACKAGE DIMENSIONS



PDIP-16
P SUFFIX
PLASTIC DIP PACKAGE
CASE 648-08
ISSUE R

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH
3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL.


| DIM | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | ---: | ---: | ---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.740 | 0.770 | 18.80 | 19.55 |  |
| B | 0.250 | 0.270 | 6.35 | 6.85 |  |
| C | 0.145 | 0.175 | 3.69 | 4.44 |  |
| D | 0.015 | 0.021 | 0.39 | 0.53 |  |
| F | 0.040 | 0.70 | 1.02 | 1.77 |  |
| G | 0.100 |  | BSC | 2.54 BSC |  |
| H | 0.050 BSC |  | 1.27 |  |  |
| BSC |  |  |  |  |  |
| J | 0.008 | 0.015 | 0.21 |  |  |

Notes


Notes


> ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## PUBLICATION ORDERING INFORMATION

## Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031
Phone: 81-3-5740-2700
Email: r14525@onsemi.com
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local Sales Representative.

