|
|
| (One intermediate revision by the same user not shown) |
| Line 1: |
Line 1: |
| Hello, I wonder why you are reading this page. | | Hello, I wonder why you are reading this page. |
| My name is Floopy (at least here) and I'm currently studying to be a Mechanical engineer. I don't know why I have so much tek equipment. | | My name is Floopy (at least here), I don't know why I have so much tek equipment. |
| I usually work on pages related to logic analyzers because that's what I have most. | | I usually work on pages related to logic analyzers because that's what I have most. |
| <br> | | <br> |
| Line 14: |
Line 14: |
| Table(1).jpg | | Table(1).jpg |
| </gallery> | | </gallery> |
|
| |
|
| |
| ==300 Series Logic Analyzers ==
| |
| <gallery widths="200" heights="150">
| |
| 308-timing.jpg | '''[[308 | 308 − 8 channels, 20MHz]]''' (1980 — 1986)
| |
| 318-1.jpg | '''[[318 | 318 − 16 channels, 50MHz]]''' (1984 — ?)
| |
| 338-1.jpg | '''[[338 | 338 − 32 channels, 20MHz]]''' (1984 — ?)
| |
| </gallery>
| |
|
| |
| ==800 Series Serial Analyzers==
| |
| The 8XX series were a serial protocol analyzer
| |
| <gallery widths="200" heights="150">
| |
| Tek 832.jpg | '''[[832 | 832 − ]]''' (1979 — ?)
| |
| Tek 833.jpg | '''[[833 | 833 − ]]''' (1980 — ?)
| |
| Tek834.jpg | '''[[834 | 834 − ]]''' (1980 — ?)
| |
| Tek 835 1.jpg | '''[[835 | 835 − ]]''' (1986 — ?)
| |
| Tek 836 1.jpg | '''[[836 | 836 − ]]''' (1986 — ?)
| |
| </gallery>
| |
|
| |
|
| |
| ==1200 Series Logic Analyzers ==
| |
| The 1200 series were "easy to use" logic analyzers for learners
| |
| <gallery widths="200" heights="150">
| |
| Tek 1205 2.jpg | '''[[1205 | 1205 − 8 channels, 25 MHz]]''' (1988 — ?)
| |
| 1220pic1.jpg | '''[[1220 | 1220 − 32 channels, 100 MHz]]''' (1988 — 1993)
| |
| Tek 1225 front.JPG | '''[[1225 | 1225 − 48 channels, 100 MHz]]''' (1988 — 1993)
| |
| Tek_1230.jpg | '''[[1230 | 1230 − 32-64 channels, 100 MHz]]''' (1989 — 1993)
| |
| </gallery>
| |
|
| |
| ==1240 Series Logic Analyzers ==
| |
| <gallery widths="200" heights="150">
| |
| Tektronix 1240 front panel.jpeg | '''[[1240 | 1240 − 9-72 channels, 100 MHz]]''' (1984 — 1993)
| |
| Tek1241 front.jpg | '''[[1241 | 1241 − 9-72 channels, 100 MHz]]''' (1986 — 1993)
| |
| </gallery>
| |
|
| |
| ==Plug in Logic Analyzers ==
| |
| <gallery widths="200" heights="150">
| |
| Tek la501 front.jpg | '''[[LA501 | LA501 − 16 channels, 50 Mhz]]''' (1976 — 1978)
| |
| Tek 7D01 Front 2.jpg | '''[[7D01 | 7D01 − 16 channels, 100 MHz]]''' (1976 — 1985)
| |
| Tektronix_7D02.jpg | '''[[7D02 | 7D02 − 28-56 channels, 10 MHz]]''' (1980 — 1984)
| |
| Tek df1 front.JPG | '''[[DF1 | DF1 − Display formatter for 7D01 ]]''' (1977 — 1985)
| |
| Tek df2.jpg | '''[[DF2 | DF2 − Display formatter for 7D01]]''' (1977 — 1985)
| |
| </gallery>
| |
|
| |
| ==Word Recognizers==
| |
| <gallery widths="200" heights="150">
| |
| Tek821.jpg | '''[[821 | 821 − 4-Bit Word Recognizer]]''' (1974 — ?)
| |
| A6701-top.JPG | '''[[A6701 | A6701 − 18-Bit Word Recognizer]]''' (1979 — ?)
| |
| </gallery>
| |
|
| |
| ==Other Logic Analyzers==
| |
| <gallery widths="200" heights="150">
| |
| Tek 3001gpx 1.jpg | '''[[3001GPX | 3001GPX − 20 to 360 channels, 1 GHz]]''' (1993 — ?)
| |
| DAS9100.jpg | '''[[DAS9100 | DAS9100 − up to 104 channels]]''' (1982 — 1991)
| |
| DAS9200(1).jpg | '''[[DAS9200 | DAS9200 −]]''' (1986 — ?)
| |
| PRISM3002_01.jpg | '''[[Prism 3002 | Prism 3002 −]]''' (? — ?)
| |
| </gallery>
| |
|
| |
|
| |
| [[Category:Visual index pages]]
| |
.JPG){kind=small}
.jpg)