Fairchild 3814: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
mNo edit summary |
||
(6 intermediate revisions by 4 users not shown) | |||
Line 1: | Line 1: | ||
[[File:Fairchild_3814.png|right|3814 pinout]] | [[File:Fairchild_3814.png|250px|right|3814 pinout (click to enlarge)]] | ||
The '''Fairchild 3814''' is a | The '''Fairchild 3814''' (156-0306-00) is a 4½ digit [[wikipedia:Integrating_ADC|dual-slope]] DVM controller, fabricated in PMOS technology with TTL compatible I/O. | ||
It has multiplexed BCD outputs, with a multiplexer clock independent of the A/D clock, supplied externally. | |||
==Used in== | |||
* [[7A13]] (1976+ version U635) | |||
* [[7L13]] (U2015) | |||
* [[7L18]] | |||
* [[DM501]] | |||
==Documents== | ==Documents== | ||
* [[Media:Fairchild 3814.pdf|Fairchild 3814 data sheet]] | * [[Media:Fairchild 3814.pdf|Fairchild 3814 data sheet]] | ||
[[File:Fairchild_3814_block_diagram.png]] | [[File:Fairchild_3814_block_diagram.png|thumb|left|500px|block diagram (click to enlarge)]] | ||
[[Category:Integrated circuits]] | [[Category:Integrated circuits]] |
Revision as of 10:17, 11 July 2021
The Fairchild 3814 (156-0306-00) is a 4½ digit dual-slope DVM controller, fabricated in PMOS technology with TTL compatible I/O. It has multiplexed BCD outputs, with a multiplexer clock independent of the A/D clock, supplied externally.