32,948
edits
Line 33: | Line 33: | ||
The precision of each sample-and-hold voltage 12 bits. | The precision of each sample-and-hold voltage 12 bits. | ||
Twenty six of the sample-and-hold voltages are used independently. | |||
The other six voltages are combined in groups of three | The other six voltages are combined in groups of three using resistor summing networks | ||
to produce two outputs that each have 14.6 bit precision. | to produce two outputs that each have 14.6 bit precision. | ||
These two precision voltages are DLYREF0 and DLYREF1. | These two precision voltages are DLYREF0 and DLYREF1. | ||
Line 40: | Line 40: | ||
DLYREF1 is the comparator voltage for the SWEEP B delay. | DLYREF1 is the comparator voltage for the SWEEP B delay. | ||
See schematic below. | See schematic below. | ||
Historical note: | Historical note: Earlier analog scopes (e.g., the [[565]]) | ||
the basic architecture | used the same basic architecture for sweep delay: | ||
the instantaneous sweep ramp voltage is compared with | |||
a user-controllable DC voltage that represents the desired amount of delay. | |||
In 11300 scopes, the DC voltage is produced by the ACVS; | |||
In the 565 it is produced by a multi-turn potentiometer on the front panel. | |||
<gallery> | <gallery> |