32,948
edits
No edit summary |
No edit summary |
||
Line 27: | Line 27: | ||
and the combined signal is presented to the mainframe via the plug-in interface connector. | and the combined signal is presented to the mainframe via the plug-in interface connector. | ||
The same is true of the trigger outputs of both amplifiers. | The same is true of the trigger outputs of both amplifiers. | ||
This is possible because | This is possible because regardless of whether the amplifier's output is enabled: | ||
* each amplifier's output has a source impedance of 100 Ω so the two amplifiers in parallel match the 50 Ω spec of the [[11000 Series plug-in interface]]. | |||
* | * each amplifier's nominal common-mode output voltage is zero (without signal input) | ||
* | * each amplifier's nominal differential output voltage is zero (without signal input) | ||
See the block diagram below. | See the block diagram below. | ||