32,959
edits
6R1: Difference between revisions
Jump to navigation
Jump to search
no edit summary
No edit summary |
|||
| Line 74: | Line 74: | ||
Image:6r1 board l bottom.jpg | Image:6r1 board l bottom.jpg | ||
Image:6r1_board_l_outside.jpg | Image:6r1_board_l_outside.jpg | ||
Image:6r1 memory schem.png | |||
</gallery> | </gallery> | ||
The 6R1 contains two MEMORY boards, one for vertical input A and one for vertical input B. | The 6R1 contains two MEMORY boards, one for vertical input A and one for vertical input B. | ||
| Line 136: | Line 137: | ||
Image:6r1 board a bottom.jpg | Image:6r1 board a bottom.jpg | ||
Image:6r1_board_a_outside.jpg | Image:6r1_board_a_outside.jpg | ||
Image:6r1 counter schem.png | |||
</gallery> | </gallery> | ||
Each COUNTER board contains four flip-flops and functions as one | Each COUNTER board contains four flip-flops and functions as one | ||
| Line 151: | Line 153: | ||
Image:6r1 board b bottom.jpg | Image:6r1 board b bottom.jpg | ||
Image:6r1_board_b_outside.jpg | Image:6r1_board_b_outside.jpg | ||
Image:6r1 divide by 1-2-5 schem.png | |||
</gallery> | </gallery> | ||
== Board C: MASTER GATE == | == Board C: MASTER GATE == | ||
| Line 157: | Line 160: | ||
Image:6r1 board c bottom.jpg | Image:6r1 board c bottom.jpg | ||
Image:6r1_board_c_outside.jpg | Image:6r1_board_c_outside.jpg | ||
Image:6r1 master gate schem.png | |||
</gallery> | </gallery> | ||
== Board D: SIGNAL COMPARATOR (6R1 has two of these) == | == Board D: SIGNAL COMPARATOR (6R1 has two of these) == | ||
| Line 163: | Line 167: | ||
Image:6r1 board d bottom.jpg | Image:6r1 board d bottom.jpg | ||
Image:6r1_board_d_outside.jpg | Image:6r1_board_d_outside.jpg | ||
Image:6r1 signal comparator schem.png | |||
</gallery> | </gallery> | ||
== Board E: VOLTMETER == | == Board E: VOLTMETER == | ||
| Line 169: | Line 174: | ||
Image:6r1 board e bottom.jpg | Image:6r1 board e bottom.jpg | ||
Image:6r1_board_e_outside.jpg | Image:6r1_board_e_outside.jpg | ||
Image:6r1 voltmeter schem.png | |||
</gallery> | </gallery> | ||
== Board F: UPPER LIMIT NO-GO == | == Board F: UPPER LIMIT NO-GO == | ||
| Line 175: | Line 181: | ||
Image:6r1 board f bottom.jpg | Image:6r1 board f bottom.jpg | ||
Image:6r1_board_f_outside.jpg | Image:6r1_board_f_outside.jpg | ||
Image:6r1 upper limit no-go schem.png | |||
</gallery> | </gallery> | ||
The UPPER LIMIT NO-GO circuit compares the current value of the four-digit decimal | The UPPER LIMIT NO-GO circuit compares the current value of the four-digit decimal | ||
| Line 186: | Line 193: | ||
Image:6r1 board g bottom.jpg | Image:6r1 board g bottom.jpg | ||
Image:6r1_board_g_outside.jpg | Image:6r1_board_g_outside.jpg | ||
Image:6r1 lower limit no-go schem.png | |||
</gallery> | </gallery> | ||
The LOWER LIMIT NO-GO circuit compares the current value of the | The LOWER LIMIT NO-GO circuit compares the current value of the | ||
| Line 198: | Line 206: | ||
Image:6r1 board h bottom.jpg | Image:6r1 board h bottom.jpg | ||
Image:6r1_board_h_outside.jpg | Image:6r1_board_h_outside.jpg | ||
Image:6r1 limit light driver schem.png | |||
</gallery> | </gallery> | ||
The LIMIT LIGHT DRIVER board gets inputs from the LOWER LIMIT NO-GO board and the | The LIMIT LIGHT DRIVER board gets inputs from the LOWER LIMIT NO-GO board and the | ||
| Line 213: | Line 222: | ||
Image:6r1 board i bottom.jpg | Image:6r1 board i bottom.jpg | ||
Image:6r1_board_i_outside.jpg | Image:6r1_board_i_outside.jpg | ||
Image:6r1 divide by 10 schem.png | |||
</gallery> | </gallery> | ||
== Board J: ANALOG DISPLAY == | == Board J: ANALOG DISPLAY == | ||
| Line 219: | Line 229: | ||
Image:6r1 board j bottom.jpg | Image:6r1 board j bottom.jpg | ||
Image:6r1_board_j_outside.jpg | Image:6r1_board_j_outside.jpg | ||
Image:6r1 analog display schem.png | |||
</gallery> | </gallery> | ||
The ANALOG DISPLAY board is responsible for intensifying the trace during the 0% zone, | The ANALOG DISPLAY board is responsible for intensifying the trace during the 0% zone, | ||
| Line 230: | Line 241: | ||
Image:6r1_j33.jpg|Connector J33 | Image:6r1_j33.jpg|Connector J33 | ||
Image:6r1_j34.jpg|Connector J34 | Image:6r1_j34.jpg|Connector J34 | ||
Image:6r1 upper limit switches schem.png | |||
Image:6r1 timing stop switch schem.png | |||
Image:6r1 timing start switch schem.png | |||
Image:6r1 resolution switch schem.png | |||
Image:6r1 readout tubes schem.png | |||
Image:6r1 plug-in circuit board connectors schem.png | |||
Image:6r1 mode switch schem.png | |||
Image:6r1 lower limit switches schem.png | |||
Image:6r1 j34 schem.png | |||
Image:6r1 j33 schem.png | |||
Image:6r1 connectors to indicators unit schem.png | |||
</gallery> | </gallery> | ||