39,717
edits
No edit summary |
m (table fmt) |
||
Line 11: | Line 11: | ||
* [http://w140.com/smb/7a22_sm.pdf Tektronix 7A22 Manual (OCR, PDF)] | * [http://w140.com/smb/7a22_sm.pdf Tektronix 7A22 Manual (OCR, PDF)] | ||
}} | }} | ||
The 7A22 is a single channel differential vertical amplifier for the 7000 series mainframes, produced from about 1969 to 2000. Specifications and controls are similar to the [[26A2]] and the [[3A9]] from the 560 series but without current probe input or front panel signal output. | The 7A22 is a single channel differential vertical amplifier for the [[7000-series scopes|7000 series mainframes]], produced from about 1969 to 2000. Specifications and controls are similar to the [[26A2]] and the [[3A9]] from the 560 series but without current probe input or front panel signal output. | ||
Remarkably, the 7A22's input sensitivity reaches down to 10 μV/Div. Bandwidth is 1 MHz, the upper 3 dB limit can be reduced in ×3 steps down to 100 Hz (to eliminate noise, inter alia), and the lower bandwidth can be raised in ×10 steps from 0.1 Hz to 10 kHz. A separate control optionally supplies an internal DC voltage to offset the DC signal component. Even in the most sensitive ranges (10 μV/Div to 10 mV/Div), common-mode voltage can be ±10 V. Input resistance is 1 MΩ, but for high source resistance DC coupled measurements, one can disconnect the internal gate return resistors of the input FETs, at the disadvantage of disabling the 20 mV/div and higher ranges. | Remarkably, the 7A22's input sensitivity reaches down to 10 μV/Div. Bandwidth is 1 MHz, the upper 3 dB limit can be reduced in ×3 steps down to 100 Hz (to eliminate noise, inter alia), and the lower bandwidth can be raised in ×10 steps from 0.1 Hz to 10 kHz. A separate control optionally supplies an internal DC voltage to offset the DC signal component. Even in the most sensitive ranges (10 μV/Div to 10 mV/Div), common-mode voltage can be ±10 V. Input resistance is 1 MΩ, but for high source resistance DC coupled measurements, one can disconnect the internal gate return resistors of the input FETs, at the disadvantage of disabling the 20 mV/div and higher ranges. | ||
Line 24: | Line 24: | ||
* Deflection: 10 μV/Div to 10 V/Div in 1–2–5 sequence | * Deflection: 10 μV/Div to 10 V/Div in 1–2–5 sequence | ||
* Input impedance (either input): 1 MΩ || 47 pF | * Input impedance (either input): 1 MΩ || 47 pF | ||
{| border=1 | | * Signal ranges: | ||
:{| border=1 | | |||
!Range | !Range | ||
! Differential signal | ! Differential signal |