M092: Difference between revisions

(Created page with "<gallery> Tek m092a p1.jpg Tek m092a p2.jpg Tek m092a p3.jpg Tek m092a p4.jpg Tek m092a p5.jpg Tek m092a p6.jpg Tek m092a p7.jpg </gallery> Category:Tektronix-made monolith...")
 
No edit summary
 
(9 intermediate revisions by 2 users not shown)
Line 1: Line 1:
[[File:Tek m092a p2.jpg|thumb|400px|right]]
{{Monolithic IC
|Manufacturer=Tektronix
|Model=M092
|Part_nos=
|Description=legend generator
|Used_in=155-0086-00;155-0087-00;155-0088-00;155-0104-00;155-0105-00;155-0110-00;155-0135-00
|Designers=Roger McCoy;Mike Metcalf
}} (aka M92, M92A) designed by [[Roger McCoy]] and [[Mike Metcalf]].
It consists of a a 12×10×4 ROM coupled to a 4-bit DAC with internal precision current sources requiring a single precision external reference.
The ten "memory positions" are scanned by a 4-bit BCD input which may be 0 to -15 V timeslot data or TTL levels or any combination thereof.  The twelve "word" lines are low-active TTL inputs.
Intended applications are for encoding of CRT readout directly with electrically alterable information.
The base chip is customized for instrument-specific ROM content by metallization layer mask changes. 
See the individual "programmed" chips for instrument usage: [[155-0086-00]], [[155-0087-00]], [[155-0088-00]], [[155-0104-00]], [[155-0105-00]], [[155-0110-00]], and [[155-0135-00]]. 
==Documents==
* [[Media:Tek m92a design docs.pdf|Tektronix M92A Design Documents]]
* [[Media:Tek m165 m166 m167 m169 m170 m171.pdf|Datasheet]]
==Data Sheet==
<gallery>
<gallery>
Tek m092a p1.jpg
Tek m092a p1.jpg
Line 10: Line 35:


[[Category:Tektronix-made monolithic integrated circuits]]
[[Category:Tektronix-made monolithic integrated circuits]]
[[Category:Introduced in 1971]]

Latest revision as of 04:21, 20 July 2024

The Tektronix M092 is a legend generator monolithic integrated circuit (aka M92, M92A) designed by Roger McCoy and Mike Metcalf.

It consists of a a 12×10×4 ROM coupled to a 4-bit DAC with internal precision current sources requiring a single precision external reference.

The ten "memory positions" are scanned by a 4-bit BCD input which may be 0 to -15 V timeslot data or TTL levels or any combination thereof. The twelve "word" lines are low-active TTL inputs.

Intended applications are for encoding of CRT readout directly with electrically alterable information.

The base chip is customized for instrument-specific ROM content by metallization layer mask changes.

See the individual "programmed" chips for instrument usage: 155-0086-00, 155-0087-00, 155-0088-00, 155-0104-00, 155-0105-00, 155-0110-00, and 155-0135-00.

Documents

Data Sheet