M092: Difference between revisions
No edit summary |
No edit summary |
||
(5 intermediate revisions by one other user not shown) | |||
Line 11: | Line 11: | ||
It consists of a a 12×10×4 ROM coupled to a 4-bit DAC with internal precision current sources requiring a single precision external reference. | It consists of a a 12×10×4 ROM coupled to a 4-bit DAC with internal precision current sources requiring a single precision external reference. | ||
The ten "memory positions" are scanned by a 4-bit BCD input which may be 0 to -15 V timeslot data or | The ten "memory positions" are scanned by a 4-bit BCD input which may be 0 to -15 V timeslot data or TTL levels or any combination thereof. The twelve "word" lines are low-active TTL inputs. | ||
Intended applications are for encoding of CRT readout directly with electrically alterable information. | Intended applications are for encoding of CRT readout directly with electrically alterable information. | ||
Line 21: | Line 21: | ||
==Documents== | ==Documents== | ||
* [[Media:Tek m92a design docs.pdf|Tektronix M92A Design Documents]] | * [[Media:Tek m92a design docs.pdf|Tektronix M92A Design Documents]] | ||
* [[Media:Tek m165 m166 m167 m169 m170 m171.pdf|Datasheet]] | |||
==Data Sheet== | ==Data Sheet== | ||
Line 31: | Line 32: | ||
Tek m092a p6.jpg | Tek m092a p6.jpg | ||
Tek m092a p7.jpg | Tek m092a p7.jpg | ||
</gallery> | |||
==Pictures== | |||
<gallery> | |||
Tek_155-0087-00_1.jpg|155-0087-00 | |||
Tek_155-0088-00.jpg|155-0088-00 | |||
</gallery> | </gallery> | ||
[[Category:Tektronix-made monolithic integrated circuits]] | [[Category:Tektronix-made monolithic integrated circuits]] | ||
[[Category:Introduced in 1971]] |
Latest revision as of 15:30, 12 August 2024
![](http://w140.com/tekwiki/images/thumb/b/b3/Tek_m092a_p2.jpg/400px-Tek_m092a_p2.jpg)
The Tektronix M092 is a legend generator monolithic integrated circuit (aka M92, M92A) designed by Roger McCoy and Mike Metcalf.
It consists of a a 12×10×4 ROM coupled to a 4-bit DAC with internal precision current sources requiring a single precision external reference.
The ten "memory positions" are scanned by a 4-bit BCD input which may be 0 to -15 V timeslot data or TTL levels or any combination thereof. The twelve "word" lines are low-active TTL inputs.
Intended applications are for encoding of CRT readout directly with electrically alterable information.
The base chip is customized for instrument-specific ROM content by metallization layer mask changes.
See the individual "programmed" chips for instrument usage: 155-0086-00, 155-0087-00, 155-0088-00, 155-0104-00, 155-0105-00, 155-0110-00, and 155-0135-00.
Documents
Data Sheet
Pictures
-
155-0087-00
-
155-0088-00