11A34: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
No edit summary |
||
Line 19: | Line 19: | ||
{{BeginSpecs}} | {{BeginSpecs}} | ||
{{Spec | Bandwidth | | {{Spec | Bandwidth | DC to 300 MHz plus 100 MHz and 20 MHz BWL filters }} | ||
{{Spec | Input impedance | | {{Spec | Number of Inputs | 4 }} | ||
{{Spec | Rise time | 1.2 ns in 1 GHz mainframe such as the [[11402]], [[11402|11402A]]. [[11403]], [[11403|11403A]], [[DSA600|DSA601A]], or [[DSA600|DSA602A]] }} | |||
{{Spec | Deflection | 1 mV to 10V per division in 1% calibrated steps}} | |||
{{Spec | Input impedance | 50 Ω or 1 MΩ }} | |||
{{Spec | Features | | |||
*High-Resolution Calibrated DC Offset | |||
*Fast Overdrive Recovery | |||
*50 Ω mode 5V RMS overload protected with manual reset | |||
}} | |||
{{EndSpecs}} | {{EndSpecs}} | ||
==Links== | ==Links== |