Fairchild 3814: Difference between revisions
Jump to navigation
Jump to search
mNo edit summary |
No edit summary |
||
Line 8: | Line 8: | ||
* [[7L13]] (U2015) | * [[7L13]] (U2015) | ||
* [[7L18]] | * [[7L18]] | ||
* [[ | * [[DM501A]] | ||
==Documents== | ==Documents== |
Revision as of 14:01, 29 April 2023
The Fairchild 3814 (156-0306-00) is a 4½ digit dual-slope DVM controller, fabricated in PMOS technology with TTL compatible I/O. It has multiplexed BCD outputs, with a multiplexer clock independent of the A/D clock, supplied externally.