P6462: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
(added specs from manual) |
||
| Line 1: | Line 1: | ||
The '''Tektronix P6462''' is a 25 MHz, 9 channel (+clock) probe for the [[1240]], [[DAS9100]] and [[DAS9200]] logic analyzers. It interfaces to [[1240D1]], [[1240D2]], [[91A24]], [[91AE24]] and [[91A32]] cards. | The '''Tektronix P6462''' is a 25 MHz, 9 channel (+clock) TTL probe for the [[1240]], [[DAS9100]] and [[DAS9200]] logic analyzers. It interfaces to [[1240D1]], [[1240D2]], [[91A24]], [[91AE24]] and [[91A32]] cards. | ||
The P6462 uses the [[P64xx input leads|P64xx-family 10-wire input lead harnesses]] with 0.2" connectors. Is also possible to use standard jumper wires with pins, sockets or clips on the other end for connecting inputs. | The P6462 uses the [[P64xx input leads|P64xx-family 10-wire input lead harnesses]] with 0.2" connectors. Is also possible to use standard jumper wires with pins, sockets or clips on the other end for connecting inputs. | ||
{{ | {{BeginSpecs}} | ||
{{Spec | Maximum Clock Frequency| 50 MHz}} | |||
{{Spec | Data channel Bandwidth| 25 MHz}} | |||
{{Spec | Minimum Pulse Width | 10 ns}} | |||
{{Spec | Input Signal Level|TTL}} | |||
{{Spec | Threshold Voltage| 1.4 V}} | |||
{{Spec | input Capacitance| 8 pF}} | |||
{{EndSpecs}} | |||
==Manuals== | ==Manuals== | ||
Revision as of 18:28, 24 January 2021
The Tektronix P6462 is a 25 MHz, 9 channel (+clock) TTL probe for the 1240, DAS9100 and DAS9200 logic analyzers. It interfaces to 1240D1, 1240D2, 91A24, 91AE24 and 91A32 cards.
The P6462 uses the P64xx-family 10-wire input lead harnesses with 0.2" connectors. Is also possible to use standard jumper wires with pins, sockets or clips on the other end for connecting inputs.
Key Specifications
| Maximum Clock Frequency | 50 MHz |
|---|---|
| Data channel Bandwidth | 25 MHz |
| Minimum Pulse Width | 10 ns |
| Input Signal Level | TTL |
| Threshold Voltage | 1.4 V |
| input Capacitance | 8 pF |
