39,660
edits
No edit summary |
No edit summary |
||
Line 7: | Line 7: | ||
}} chip set. | }} chip set. | ||
The | The LD110 (156-0476-00) is a PMOS digital processor that combines counting, storage, and data multiplexing functions. | ||
The | The LD111 (156-0477-00) / LD111A (156-1268-00) is an analog processor in mixed bipolar and MOSFET technology. | ||
The LD111A was a pin-compatible update of the earlier LD111, with improved linearity, noise and temperature stability, and eliminated the need for an integrator clamp zener. | |||
==Used in== | ==Used in== | ||
Line 25: | Line 26: | ||
[[File:Siliconix_LD110_LD111A_block.PNG|thumb|left|500px|block diagram (click to enlarge)]] | [[File:Siliconix_LD110_LD111A_block.PNG|thumb|left|500px|block diagram (click to enlarge)]] | ||
[[File:LD110-LD111A_DVM_circuit.png|thumb|left|500px|DVM application circuit (click to enlarge)]] | |||
[[Category:Integrated circuits]] | [[Category:Integrated circuits]] |