11302: Difference between revisions

57 bytes removed ,  11 September
no edit summary
No edit summary
No edit summary
Line 23: Line 23:
that can operate with [[11000-series plug-ins]] or [[7000-series plug-ins]].
that can operate with [[11000-series plug-ins]] or [[7000-series plug-ins]].
Note, however, that the 7000 series plugins have mechanical interlock preventing them from being installed into an 11K mainframe.  
Note, however, that the 7000 series plugins have mechanical interlock preventing them from being installed into an 11K mainframe.  
The 11302 includes a 500 MHz (11302A: 750 MHz) counter/timer.
The 11302 includes a 500 MHz counter/timer. The 11302A version increased external counter input bandwidth to 750 MHz and added a readout mode button.


Except for the MCP CRT, the 11302 is basically the same as the 400 MHz [[11301]].
Except for the MCP CRT, the 11302 is basically the same as the 400 MHz [[11301]].
 
The 11302A version increased external counter input bandwidth to 750 MHz and added a readout mode button.
 
The 11302 contains a 77 nanosecond delay line.
 
Full calibration of an 11302 requires the use of the [[TEKCATS]] software.


The 11301 and 11302 make use of a [[Patent_US_4677340A|patented]] system for automatically calibrating all the way to the graticule
The 11301 and 11302 make use of a [[Patent_US_4677340A|patented]] system for automatically calibrating all the way to the graticule
Line 43: Line 37:
{{BeginSpecs}}
{{BeginSpecs}}
{{Spec | Bandwidth | 500 MHz }}
{{Spec | Bandwidth | 500 MHz }}
{{Spec | Sweep | 5 ns/Div to 500 ms/Div, 1-2-5, &times;10 magnifier <br />(same specs for delayed time base) }}
{{Spec | Sweep | 5 ns/div to 500 ms/div, 1-2-5, ×10 magnifier <br />(same specs for delayed time base) }}
{{Spec | Triggering | 0.35 Div (int) or 20 mV (ext) to 50 MHz, increasing to 1 Div/150 mV at max. bandwidth}}
{{Spec | Triggering | 0.35 div (int) or 20 mV (ext) to 50 MHz, increasing to 1 div/150 mV at max. bandwidth}}
{{Spec | Trigger modes | DC, AC (>50 Hz), HF Reject (<30 kHz), LF reject (&gt;80 kHz), TV (line or field) }}
{{Spec | Trigger modes | DC, AC (>50 Hz), HF Reject (<30 kHz), LF reject (>80 kHz), TV (line or field) }}
{{Spec | X-Y operation | X from center plugin, bandwidth 3 MHz<br />X-Y phase difference <1° to 1 MHz, <3° to 2 MHz }}
{{Spec | X-Y operation | X from center plugin, bandwidth 3 MHz<br />X-Y phase difference <1° to 1 MHz, <3° to 2 MHz }}
{{Spec | Features |  
{{Spec | Features |  
Line 57: Line 51:


==Links==
==Links==
* [http://www.barrytech.com/tektronix/tek11000/tek11302.html Tek 11302 @ barrytech.com]
{{Documents|Link=11302}}
{{Documents|Link=11302}}
{{Documents|Link=11302A}}
{{Documents|Link=11302A}}
{{PatentLinks|11302}}
{{PatentLinks|11302A}}
==Internals==
The 11302 contains a 77 nanosecond delay line.
Full calibration of an 11302 requires the use of the [[TEKCATS]] software.


==Prices==
==Prices==