PG505: Difference between revisions

no edit summary
No edit summary
No edit summary
Line 8: Line 8:
|discontinued=1983
|discontinued=1983
|manuals=
|manuals=
* [[Media:070-1583-01.pdf|Tektronix PG505 Manual 070-1583-01]] (OCR)
* [[Media:070-1583-01.pdf|Tektronix PG505 Manual 070-1583-01]] (OCR) '''''See errata'''''
: '''''See errata'''''
}}
}}
The output section is isolated from chassis ground and can float up to ±200 V.
The output section is isolated from chassis ground and can float up to ±200 V.
Line 19: Line 18:
{{Spec | Amplitude          | ±4 to min. ±80 V from a 4 kΩ source, floating up to ±200 V to chassis ground (with grounding strap removed, see note) }}
{{Spec | Amplitude          | ±4 to min. ±80 V from a 4 kΩ source, floating up to ±200 V to chassis ground (with grounding strap removed, see note) }}
{{Spec | Duty cycle        | min. pulse width to 99% }}
{{Spec | Duty cycle        | min. pulse width to 99% }}
{{Spec | Input              | Delay, 0 – 10 V; Ext. Duration, ≥0.5 V (TTL) active; ≥10 kΩ }}
{{Spec | Input              | Delay/Duration, 0 – 10 V into ≥10 kΩ }}
{{Spec | Gate input        | +5 V to inhibit free-running rate generator (rear interface only) }}
{{Spec | Gate input        | +5 V to inhibit free-running rate generator (rear interface only) }}
{{Spec | Trigger output    | min. +4 V into 10 kΩ / 3 V into 600 Ω, same duration as output }}
{{Spec | Trigger output    | min. +4 V into 10 kΩ / 3 V into 600 Ω, same duration as output }}
Line 27: Line 26:
{{Documents|Link=PG505}}
{{Documents|Link=PG505}}
{{PatentLinks|PG505}}
{{PatentLinks|PG505}}
===Notes===
===Notes===
* '''''Manual errata:''' In manual 070-1583-01, Fig. 4.3 Output Delay Range Check (p. 4-5), the PG 505 connections are drawn correctly but the connector labels are swapped – the left connector fed from the FG501A via the BNC "T" is the Delay/Duration input, not the output.  In Table 5-2, Rear Connector Pin Assignments (p. 5-8), [[TM500 Series plug-in interface|pin B7]] is incorrectly labeled –33.5 V, it is the NPN pass transistor's collector.''
* '''''Manual errata:''' In manual 070-1583-01, Fig. 4.3 Output Delay Range Check (p. 4-5), the PG 505 connections are drawn correctly but the connector labels are swapped – the left connector fed from the FG501A via the BNC "T" is the Delay/Duration input, not the output.  In Table 5-2, Rear Connector Pin Assignments (p. 5-8), [[TM500 Series plug-in interface|pin B7]] is incorrectly labeled –33.5 V, it is the NPN pass transistor's collector.''
* The PG505 is shipped with the output connector ground connected to chassis ground through a removable ground strap.  This must be cut/removed to float the output, in which case output common remains grounded through a 100 kΩ resistor (R545).  The manual says this resistor may be removed but doing so causes unspecified "degradation of performance".
* The PG505 is shipped with the output connector ground connected to chassis ground through a removable ground strap.  This must be cut/removed to float the output, in which case output common remains grounded through a 100 kΩ resistor (R545).  The manual says this resistor may be removed too, but doing so will cause unspecified "degradation of performance".


==Operation==
==Operation==