36,479
edits
No edit summary |
No edit summary |
||
(16 intermediate revisions by 3 users not shown) | |||
Line 1: | Line 1: | ||
{{TM500 | mfg=Tektronix | type= | {{TM500 | mfg=Tektronix | type=DC504 | function=80 MHz, 5-digit frequency counter | class=counter | image=Tek dc504 on.jpg | introduced=1975 | discontinued=1983 | | ||
manuals= | designers= |manuals= | ||
* [ | * [[Media:070-1670-01.pdf|DC504 Manual]] (OCR) | ||
}} | }} | ||
It was superseded by the [[DC504A]] in 1984. | |||
{{BeginSpecs}} | |||
{{Spec|Frequency Range | DC (AC coupled: 10 Hz) to at least 80 MHz }} | |||
{{Spec|Sensitivity | 20 mV<sub>RMS</sub> sine wave below 15 MHz, 35 mV<sub>RMS</sub> to 50 MHz, derated down to 175 mV<sub>RMS</sub> at 80 MHz}} | |||
{{Spec|Input impedance | 1 MΩ // 20 pF}} | |||
{{Spec|Trigger Level Range | −1.5 V to +1.5 V}} | |||
{{Spec|Frequency Resolution | kHz ranges: 0.1 Hz; 1 Hz and 10 Hz (7 digit resolution possible in overflow kHz position); MHz ranges: 100 Hz, 1 kHz (9 digit resolution possible in overflow kHz position) }} | |||
{{Spec|Period resolution | ms ranges: 1 µs, 10 µs; s ranges: 10 ms, 1 ms, 0.1 ms}} | |||
{{Spec|Display Time | Variable ~0.1 s ... ~10 s and HOLD mode}} | |||
{{Spec|Standard Time Base | 1 MHz, ±1×10<sup>-5</sup> from 0°C to +50°C, ±1×10<sup>-5</sup> per month, Adjustable to within 1×10<sup>-7</sup>}} | |||
{{Spec|Opt. 1 Time Base | 5 MHz, ±1×10<sup>-7</sup> from 0°C to +50°C, ±1×10<sup>-7</sup> per month, Adjustable to within 1×10<sup>-9</sup>}} | |||
{{EndSpecs}} | |||
== | An internal "RPM" mode switch stretches gate times sixfold, giving a longest gate time of 1 minute with a display scaled in revolutions per minute. | ||
==Links== | |||
{{Documents|Link=DC504}} | |||
==Rear Interface== | |||
<small> | |||
{| | |||
|- | |||
| 28B − Gate Out, Totalize Start/Stop || 28A − Hold | |||
|- | |||
| 27B − Decimal point || | |||
|- | |||
| || 26A − /Reset | |||
|- | |||
| || 25A − TS1 (digit select 1, MSD) | |||
|- | |||
| 24B − Scan clock out || 24A − TS2 (digit select 2) | |||
|- | |||
| 23B − Overflow || 23A − TS3 (digit select 3) | |||
|- | |||
| 22A − TS4 (digit select 4) || | |||
|- | |||
| 21B − BCD out 2 || 21A − TS5 (digit select 5, LSD) | |||
|- | |||
| 20B − BCD out 8 || 20A − BCD out 4 | |||
|- | |||
| 19B − Latch Out (Data Good) || 19A − BCD out 1 | |||
|- | |||
| || 17A – Signal Input GND | |||
|- | |||
| || 16A − Signal input | |||
|- | |||
| || 15A – External Clock GND | |||
|- | |||
| || 14A − External Clock (GND on 15A) | |||
|} | |||
</small> | |||
==Internals== | |||
The DC504 uses a [[Mostek MK5009]]P PMOS oscillator/counter IC to control gate times. | |||
The first counter stage is a [[Signetics 82S90]] 85(100) MHz decade counter, followed by four 7490 decade counters, 7475 latches, and 7401s to multiplex the output/display. | |||
==Pictures== | ==Pictures== | ||
<gallery> | <gallery> | ||
Tek dc504 front.jpg|DC504 | Tek dc504 front.jpg|DC504 | ||
Tek dc504 on.jpg |DC504 | |||
Tek dc504 display.jpg|DC504 | |||
Tek dc504 input.jpg|DC504 | Tek dc504 input.jpg|DC504 | ||
Tek dc504 rear1.jpg|DC504 | Tek dc504 rear1.jpg|DC504 | ||
Tek dc504 rear2.jpg|DC504 | Tek dc504 rear2.jpg|DC504 | ||
DC504-inside-component-side.jpg|DC504 inside; component side | DC504-inside-component-side.jpg|DC504 inside; component side | ||
DC504-inside-copper-side.jpg|DC504 inside; copper side | DC504-inside-copper-side.jpg|DC504 inside; copper side | ||
</gallery> | </gallery> | ||
==Components== | |||
{{Parts|DC504}} |