32,950
edits
Line 48: | Line 48: | ||
<gallery> | <gallery> | ||
Tek 11300 acvs.png|ACVS schematic in 11300 mainframes | Tek 11300 acvs.png|ACVS schematic in 11300 mainframes. | ||
Tek 11300 dlyref3.png|The weighted sum of three ACVS voltages is fed to the delay ramp comparator | Tek 11300 dlyref3.png|The weighted sum of three ACVS voltages is fed to the delay ramp comparator. | ||
Tek_565_delay_pickoff.png|Delayed trigger in 565. Delay Interval potentiometer produces control voltage. | |||
</gallery> | </gallery> | ||
[[Category:Circuits and Concepts]] | [[Category:Circuits and Concepts]] |