SG503: Difference between revisions

34 bytes added ,  31 October 2023
no edit summary
No edit summary
No edit summary
Line 25: Line 25:
The SG503 uses two LC Hartley oscillators, one for 100 MHz and above with an air-core inductor, the other for the lower ranges using switched ferrite-core inductors.  Tuning is accomplished via a traditional three-section variable capacitor. After filtering, a regulated power amplifier stage (caution: [[beryllium oxide]] in transistor cases!) is followed by a peak-to-peak detector for the amplitude control loop, and switchable output attenuators.
The SG503 uses two LC Hartley oscillators, one for 100 MHz and above with an air-core inductor, the other for the lower ranges using switched ferrite-core inductors.  Tuning is accomplished via a traditional three-section variable capacitor. After filtering, a regulated power amplifier stage (caution: [[beryllium oxide]] in transistor cases!) is followed by a peak-to-peak detector for the amplitude control loop, and switchable output attenuators.


The frequency counter is built from a 10131 ECL prescaler followed by 7490 TTL BCD counters and 7-segment decoders (display not multiplexed).
The frequency counter circuit starts with a ÷8 prescaler (SP1670 and 10131 ECL flip-flops) followed by 7490 TTL BCD counters and 7-segment decoders (display not multiplexed).


==Notes==
==Notes==