S-53: Difference between revisions
(template change) |
(better pic) |
||
Line 2: | Line 2: | ||
title=Tektronix S-53 | | title=Tektronix S-53 | | ||
summary=Trigger Recognizer | | summary=Trigger Recognizer | | ||
image= | image=Tek-s53.jpg | | ||
caption=S-53 head | | caption=S-53 head | | ||
series=[[3S2]], [[7S11]], [[7S12]] Sampling Plugins | | series=[[3S2]], [[7S11]], [[7S12]] Sampling Plugins | | ||
Line 39: | Line 39: | ||
==Pictures== | ==Pictures== | ||
<gallery> | <gallery> | ||
File:Tek s53 | File:Tek-s53.jpg | ||
File:Tek s53 left.jpg | File:Tek s53 left.jpg | ||
File:Tek s-53.jpg|Front | |||
File:TEKS53 b40391.jpg|Front | |||
File:Tek s53 bottom.jpg | File:Tek s53 bottom.jpg | ||
File:Tek s53 top.jpg | File:Tek s53 top.jpg | ||
Line 49: | Line 49: | ||
File:Tek s53 rear.jpg | File:Tek s53 rear.jpg | ||
File:7s12-7s11-1ghz-store.jpg | S-53 in a [[7S12]] displaying a 1 GHz sine using a [[S-6]] sampling head. 2<sup>nd</sup> channel (top) on a [[7S11]] with [[S-4]] sampling head. | File:7s12-7s11-1ghz-store.jpg | S-53 in a [[7S12]] displaying a 1 GHz sine using a [[S-6]] sampling head. 2<sup>nd</sup> channel (top) on a [[7S11]] with [[S-4]] sampling head. | ||
File:Tek s53 sch.png|Schematic | |||
</gallery> | </gallery> | ||
[[Category:7000 and 3S series sampling heads]] | [[Category:7000 and 3S series sampling heads]] |
Revision as of 13:40, 14 September 2014
Template:Plugin Sidebar 2 The Tektronix S-53 Trigger Recognizer head can be used in the right bay of the 7S12 TDR/Sampler plug-in or externally in a type 285 enclosure. It essentially contains the entire trigger circuit of an oscilloscope.
The S-53 uses tunnel diode triggering with an amplifier before the tunnel diode.
The signal first passes through a compensated NPN differential amplifier, Q10 and Q12, which provides an adjustable trigger offset voltage and trigger polarity selection. Switching diodes CR6 and CR8 are used for selecting the trigger polarity. The differential amplifier (i.e., phase splitter) generates both phases, inverted and non-inverted. Depending on the position of the trigger polarity switch, one or the other of the phases is shunted by 200 Ω resistor. The two signals are buffered by common-base amplifiers Q20 and Q22, whose collector currents are summed. R25 sets up a bias current on trigger tunnel diode CR25. The extra current from Q20 or Q22 pushes CR25 over its peak current, and it switches to the high voltage state.
Specifications
Key Specifications
Bandwidth | 1 GHz |
---|---|
Input impedance | 50 Ω BNC connector |
Sensitivity | 10 mV to 1 V (p-p) |
Jitter | max. 15 ps or less (from input signal to trigger-out) |
Delay | 15 ns (from input signal to trigger-out) |
Trigger-out signal | 1 V into 50 Ω with 600 mV/ns slew rate |
Pictures
-
-
-
Front
-
Front
-
-
-
-
-
-
Schematic