318: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
No edit summary |
||
Line 25: | Line 25: | ||
{{BeginSpecs}} | {{BeginSpecs}} | ||
{{Spec | Probes | [[P6451]] (8-channel) and [[P6107]] (trigger/serial) }} | {{Spec | Probes | [[P6451]] (8-channel) and [[P6107]] (trigger/serial) }} | ||
{{Spec | | {{Spec | Channels | 16 channels }} | ||
{{Spec|Glitch | {{Spec | Glitch detection | On Pod A and B (16 Channels)}} | ||
{{Spec|Minimum | {{Spec | Minimum logic swing |500 mV<sub>p-p</sub>}} | ||
{{Spec|Maximum | {{Spec | Maximum logic swing |–15 V to +10 V}} | ||
{{Spec|Maximum non-destructive | {{Spec | Maximum input |±40 V non-destructive}} | ||
{{Spec|Glitch | {{Spec | Glitch data width| 5 ns min}} | ||
{{Spec|Clock | {{Spec | Clock source | Internal or external}} | ||
{{Spec|Data | {{Spec | Data setup time | 13 ns min, 8 ns typ.}} | ||
{{Spec|Data | {{Spec | Data hold time | 0 ns}} | ||
{{Spec|Minimum | {{Spec | Minimum clock period | 20 ns}} | ||
{{Spec|Memory | {{Spec | Memory | | ||
* Reference Memory: 16 x 256 bits | * Reference Memory: 16 x 256 bits | ||
* Aquisition Memory: 16 x 256 bits | * Aquisition Memory: 16 x 256 bits | ||
* Glitch Memory: 16 x 256 bits | * Glitch Memory: 16 x 256 bits | ||
}} | }} | ||
{{Spec | Features | | {{Spec | Features | |
Revision as of 08:51, 21 January 2022
The Sony/Tektronix 318 and its sister model 338 are keyboard-controlled multifunction portable logic analyzers.
The 318 has 16 channels with 50 MHz maximum clock speed and 256-word memory, with a glitch capture function on all channels. The standard probes are the P6451 (2 pieces) and P6107 (trigger/serial).
Model 318S1 adds an RS-232 interface, nonvolatile memory, and a serial state analysis function (5 to 9 bits/char, asynchronous or synchronous, two continuous word recognizers, 50 to 19.2K baud; binary, octal, decimal, hexadecimal, ASCII, or EBCDIC display).
Key Specifications
Probes | P6451 (8-channel) and P6107 (trigger/serial) |
---|---|
Channels | 16 channels |
Glitch detection | On Pod A and B (16 Channels) |
Minimum logic swing | 500 mVp-p |
Maximum logic swing | –15 V to +10 V |
Maximum input | ±40 V non-destructive |
Glitch data width | 5 ns min |
Clock source | Internal or external |
Data setup time | 13 ns min, 8 ns typ. |
Data hold time | 0 ns |
Minimum clock period | 20 ns |
Memory |
|
Features |
|