DC5009: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
No edit summary |
||
| Line 3: | Line 3: | ||
* [[Media:070-3888-00.pdf | Tektronix DC5009 Instruction Manual (PDF)]] <small>with schematics and changes through 1984</small> | * [[Media:070-3888-00.pdf | Tektronix DC5009 Instruction Manual (PDF)]] <small>with schematics and changes through 1984</small> | ||
* [[Media:070-3985-00.pdf|Tektronix GPIB Programming Guide]] ([[4052|4050 series]], [[TM5000]] series) | * [[Media:070-3985-00.pdf|Tektronix GPIB Programming Guide]] ([[4052|4050 series]], [[TM5000]] series) | ||
{{ROM Images}} | |||
* U1312 [[Media:160-1076-02.bin|160-1076-02]] | |||
* U1102 [[Media:160-1091-02.bin|160-1091-02]] | |||
* U1201 [[Media:160-1092-02.bin|160-1092-02]] | |||
}} | }} | ||
It is internally similar to the [[DC509]] which could be converted to a 5009 through an upgrade kit. | It is internally similar to the [[DC509]] which could be converted to a 5009 through an upgrade kit. | ||
| Line 41: | Line 46: | ||
* 28B − Gate Out (TTL, active high) | * 28B − Gate Out (TTL, active high) | ||
</small> | </small> | ||
==Pictures== | ==Pictures== | ||
Revision as of 05:38, 4 April 2022
The Tektronix DC5009 is a 135 MHz programmable frequency counter plug-in for the TM5000 system. It is internally similar to the DC509 which could be converted to a 5009 through an upgrade kit.
The DC5009 uses reciprocal counting with an internal 100 MHz clock phase-locked to the reference oscillator. An R6504 microprocessor (28-pin variant of a 6502 with 8K addressable memory) performs the calculations.
Opt.01 is an OCXO for improved stability.
Key Specifications
| Frequency | ≤100 μHz to ≥135 MHz (Ch B in Ratio: ≥125 MHz) |
|---|---|
| Time A-B | ≤15 ns to ≥3.05 hours |
| Single shot resolution | 10 ns |
| Totalize | 240</sup counts (1.09 × 1012) |
| — Standard time base — | |
| Frequency | 10 MHz ± 1 × 10-7 at cal |
| Error | ≤ ±5 × 10-6 from 0 °C to +50 °C |
| Aging | ≤ ±1 × 10-6 per year |
| — Opt.01 OCXO time base — | |
| Frequency | 10 MHz ± 2 × 10-8 at cal |
| Error | ≤ ±2 × 10-7 from 0 °C to +50 °C (after oven warm-up) |
| Aging | ≤ ±1 × 10-8 per day |
Rear interface
- 14A − Ext Clock in (1, 5 or 10 MHz, ≥3 V into 1 kΩ)
- 14B − Prescale; when low, counter divides readout by 16
- 15B − 10 MHz clock out (GND return on 15A)
- 16A − CH A input (50 Ω, ≤10 VRMS) (GND return on 17A)
- 17B − CH B input (50 Ω, ≤10 VRMS) (GND return on 16B)
- 22A − Trig Level CH A
- 22B − Trig Level CH B
- 23A − Shaped Out A (GND return on 23B)
- 24B − Shaped Out B (GND return on 24A)
- 26A − Reset in (active low)
- 26B − Remote Start
- 27A − Arming in (TTL, active high) (GND return in 28A)
- 28B − Gate Out (TTL, active high)
