Intel 4004: Difference between revisions

no edit summary
No edit summary
No edit summary
Line 2: Line 2:


It had a 4-bit data path width and 12 address bits and a minimum cycle time of 10.8 µs.  It was packaged in a 16-pin DIL with multiplexed bus signals.
It had a 4-bit data path width and 12 address bits and a minimum cycle time of 10.8 µs.  It was packaged in a 16-pin DIL with multiplexed bus signals.
==Used in==
* [[7L18]]


==Links==
==Links==