7D01: Difference between revisions

26 bytes added ,  10 January 2022
no edit summary
mNo edit summary
No edit summary
Line 91: Line 91:
Tek_7D01_Memory.jpg      | 7D01 Memory Board
Tek_7D01_Memory.jpg      | 7D01 Memory Board
Tek_7D01_timing.jpg      | 7D01 Timing Diagram
Tek_7D01_timing.jpg      | 7D01 Timing Diagram
Tek_7D01-DF01_timing.jpg  | 7D01 + [[DF1]] Timing Diagram
Tek_7D01-DF01_timing.jpg  | 7D01 + [[DF1]] (or [[DF2]]) Timing Diagram
Tek_7D01-DF01_table.jpg  | 7D01 + [[DF1]] State Table
Tek_7D01-DF01_table.jpg  | 7D01 + [[DF1]] (or [[DF2]]) State Table
</gallery>
</gallery>