318: Difference between revisions

From TekWiki
Jump to navigation Jump to search
No edit summary
No edit summary
Line 25: Line 25:
{{BeginSpecs}}
{{BeginSpecs}}
{{Spec | Probes | [[P6451]] (8-channel) and [[P6107]] (trigger/serial) }}
{{Spec | Probes | [[P6451]] (8-channel) and [[P6107]] (trigger/serial) }}
{{Spec | Number of channels | 16 channels }}
{{Spec | Channels | 16 channels }}
{{Spec|Glitch Detection|On Pod A and B (16 Channels)}}
{{Spec | Glitch detection | On Pod A and B (16 Channels)}}
{{Spec|Minimum Logic Swing|500mV pp}}
{{Spec | Minimum logic swing |500 mV<sub>p-p</sub>}}
{{Spec|Maximum Logic Swing|-15V to +10V}}
{{Spec | Maximum logic swing |–15 V to +10 V}}
{{Spec|Maximum non-destructive|±40V}}
{{Spec | Maximum input |±40 V non-destructive}}
{{Spec|Glitch Data Width|5ns min}}
{{Spec | Glitch data width| 5 ns min}}
{{Spec|Clock Source|Internal or external}}
{{Spec | Clock source | Internal or external}}
{{Spec|Data Setup Time | 13ns min, 8ns typ.}}
{{Spec | Data setup time | 13 ns min, 8 ns typ.}}
{{Spec|Data Hold Time | 0ns}}
{{Spec | Data hold time | 0 ns}}
{{Spec|Minimum Clock Period|20ns}}
{{Spec | Minimum clock period | 20 ns}}
{{Spec|Memory Depth|  
{{Spec | Memory |
* Reference Memory:  16 x 256 bits
* Reference Memory:  16 x 256 bits
* Aquisition Memory: 16 x 256 bits
* Aquisition Memory: 16 x 256 bits
* Glitch Memory: 16 x 256 bits
* Glitch Memory:     16 x 256 bits
}}
}}
{{Spec | Features |  
{{Spec | Features |  

Revision as of 09:51, 21 January 2022

Tektronix 318
16 channel logic analyzer
Tektronix 318

Produced from 1984 to (?)

Manuals
(All manuals in PDF format unless noted otherwise)
Manuals – Specifications – Links – Pictures

The Sony/Tektronix 318 and its sister model 338 are keyboard-controlled multifunction portable logic analyzers.

The 318 has 16 channels with 50 MHz maximum clock speed and 256-word memory, with a glitch capture function on all channels. The standard probes are the P6451 (2 pieces) and P6107 (trigger/serial).

Model 318S1 adds an RS-232 interface, nonvolatile memory, and a serial state analysis function (5 to 9 bits/char, asynchronous or synchronous, two continuous word recognizers, 50 to 19.2K baud; binary, octal, decimal, hexadecimal, ASCII, or EBCDIC display).

Key Specifications

Probes P6451 (8-channel) and P6107 (trigger/serial)
Channels 16 channels
Glitch detection On Pod A and B (16 Channels)
Minimum logic swing 500 mVp-p
Maximum logic swing –15 V to +10 V
Maximum input ±40 V non-destructive
Glitch data width 5 ns min
Clock source Internal or external
Data setup time 13 ns min, 8 ns typ.
Data hold time 0 ns
Minimum clock period 20 ns
Memory
  • Reference Memory: 16 x 256 bits
  • Aquisition Memory: 16 x 256 bits
  • Glitch Memory: 16 x 256 bits
Features
  • Composite video out
  • RS-232 (S1 model)

Pictures