31,919
edits
No edit summary |
No edit summary |
||
(One intermediate revision by one other user not shown) | |||
Line 65: | Line 65: | ||
* George Frye, ''[[Media:Frye_s4_gate.pdf|A new Approach to Fast Gate Design]]'', 1968 (also in [[Media:Service Scope 52 Oct 1968.pdf | Servicescope No. 52, Oct 1968]]) | * George Frye, ''[[Media:Frye_s4_gate.pdf|A new Approach to Fast Gate Design]]'', 1968 (also in [[Media:Service Scope 52 Oct 1968.pdf | Servicescope No. 52, Oct 1968]]) | ||
* George Frye, ''[[Media:Frye_subnanosecond_pulse_gen.pdf|A Predictable Subnanosecond Step Generator]]''. IEEE Transactions on Instrumentation and Measurement, Vol. IM-17 No. 4, December 1968 | * George Frye, ''[[Media:Frye_subnanosecond_pulse_gen.pdf|A Predictable Subnanosecond Step Generator]]''. IEEE Transactions on Instrumentation and Measurement, Vol. IM-17 No. 4, December 1968 | ||
{{Documents|Author=George Frye}} | |||
{{Designer|George Frye}} | {{Designer|George Frye}} | ||
* Project Engineer on [[4S2A]] (1966; see [ | * Project Engineer on [[4S2A]] (1966; see [[Media:tek_4s2a_eng_spec.pdf|Tektronix 4S2A Engineering Spec]]) | ||
* Designed [[S-4|S-4 Sampling Head]] (1968) | * Designed [[S-4|S-4 Sampling Head]] (1968) | ||