Page values for "Patent US 4876214A"
Jump to navigation
Jump to search
"_pageData" values
1 row is stored for this page| Field | Field type | Value |
|---|---|---|
| _creationDate | Datetime | 2021-08-31 11:27:42 AM |
| _modificationDate | Datetime | 2021-08-31 11:27:42 AM |
| _categories | List of String, delimiter: | | Patents |
| _isRedirect | Boolean | No |
| _pageID | Integer | 28,441 |
| _pageName | Page | Patent US 4876214A |
| _pageTitle | String | Patent US 4876214A |
| _pageNamespace | Integer | 0 |
"Patents" values
1 row is stored for this page| Field | Field type | Value |
|---|---|---|
| Office | String | US |
| Number | String | 4876214A |
| Title | String | Method for fabricating an isolation region in a semiconductor substrate |
| Inventors | List of Page, delimiter: ; | Tadanori Yamaguchi • Evan Patton • Eric Lane • Simon Yu |
| Company | List of Page, delimiter: ; | Tektronix Inc |
| Filing_date | Date | 1988-06-02 |
| Grant_date | Date | 1989-10-24 |
| Cites | List of Page, delimiter: ; |