5D10

From TekWiki
Jump to navigation Jump to search
Tektronix 5D10
Digital storage plugin
Tek 5D10

Compatible with 5000-series scopes

Produced from 1982 to 1989

Manuals
ROM/PLD Images
File Pos. Checksum
160-1704-00 U201 696d9ab0
160-1705-00 U213 372e1d41

(Manuals are OCRed PDF files unless noted otherwise)

Manuals – Specifications – Links – Pictures

The Tektronix 5D10 is a digital storage plug-in for 5000-series scopes. A double-wide module, it occupies the right vertical and horizontal plug-in bays.

Channel 2's V/div switch has an additional position that selects the input from a plug-in installed in the left horizontal slot.

The 5D10 does not have a data output, only analog recorder connections.

Key Specifications

Bandwidth 100 kHz
Sampling rate up to 1 MS/s (one channel)
Timebase 0.1 ms/div to 50 s/div, 1–2–5
Resolution 8 bit
Deflection 1 mV/div to 20 V/div, 1–2–5
Inputs 1 MΩ // 47 pF, max. 250 V (DC + peak AC)
Features
  • scroll mode
  • analog recorder output via front-panel 0.04"/1 mm Pin Tip connectors
See also Tektronix 5116 and 5D10 Specs

Compatibility

The 5D10 is compatible with DVST mainframes 5111/A, 5113, 5115, or 5441 operating in non-storage mode, or a 5223 digital storage mainframe operating in realtime mode. Serial number B020100 or higher is required to drive the color shutter in a 5116 mainframe.

Links

Documents Referencing 5D10

(no results)

Prices

Internals

5D10 boards (click to enlarge)

The 5D10 is a double-wide plug-in. The two halves are can be folded apart for maintenance by sliding out plastic joiner strips between them. Flat cables connect between the two halves.

Left Right

A1 Amplifier
A2 Microprocessor
A3 Output (plugs into mainframe)

A4 Data
A5 Control
A6 Trigger (plugs into mainframe)

Each input connects to a switchable ÷1/÷100 attenuator via a protection lamp. A gain stage with a dual FET input and an LF351 opamp implements the remaining amplification steps. Another LF351 buffers the signal into a four-diode sampler that is followed by a dual-FET source follower buffer.

The ADC is a discretely built successive-approximation design with 74LS112 J-K flip-flops in the SAR register, a current-steering DAC implemented with individual transistors and CA3080 transistor arrays, and an LM361 comparator.

Acquisition RAM is constructed using two 2114 1K×4 SRAMs.

The output board uses a DAC-08 integrated 8-bit DAC.

The 5D10 contains a discrete DC/DC converter with a MOSFET switch that produces +7.5 V, –7.5 V, and +5 V (logic) from the mainframe's +30 V rail. An LM324 quad opamp implements the voltage regulator and independent current limits for each output.

If the "SAVE" button on the 5D10 is pressed when the 5D10 is being powered up, it enters a test/adjustment mode, see photo below.

Pictures

Components

Some Parts Used in the 5D10

Part Part Number(s) Class Description Used in
150-0049-00 150-0049-00 Discrete component 5 V 0.06 A incandescent lamp 5D10
2114 SRAM 156-1028-00 156-1461-00 Monolithic integrated circuit 1K×4 SRAM 5D10 Keithley 220
2764 Monolithic integrated circuit 8K×8 EPROM 5D10 7A42 AA5001 DA4084 Keithley 175 Keithley 485 Keithley 580
2N5060 151-0503-00 Discrete component 30 V, 0.8 A thyristor (SCR) CG551AP C-50 C-51 C-52 C-53 C-70 DC505 DC505A DC508 DC508A 1240 1241 212 213 214 4014 4015 4025 4027 4105 4106 4107 4109 4111 450 4623 4631 4632 4633A 485 5D10 5223 7D10 7D11 7L12 7L13 7L14 7L18 7912AD 91HS8
Intel 8085A 156-1088-00 Monolithic integrated circuit 8-bit microprocessor 308 468 4025 5D10 7A42 7D02 AFG5101 AFG5102 PFG5105