P6460: Difference between revisions

no edit summary
No edit summary
No edit summary
 
Line 21: Line 21:


{{BeginSpecs}}
{{BeginSpecs}}
{{Spec | Maximum Clock Frequency| ?}}
{{Spec | Maximum clock | ?}}
{{Spec | Data channel Bandwidth| 100 MHz}}
{{Spec | Data channel | 100 MHz}}
{{Spec | Minimum Pulse Width | 4 ns}}
{{Spec | Minimum pulse width | 4 ns}}
{{Spec | Input Signal Level|-40 V to +10 V above threshold (+30 V for RS232)}}
{{Spec | Input signal | –40 V to +10 V above threshold (+30 V for RS232); ±40 V non-destructive; max. ±60 V between any two inputs }}
{{Spec | Threshold Voltage| provided from Logic Analyzer}}
{{Spec | Threshold voltage| provided from Logic Analyzer }}
{{Spec | Input Capacitance| 5 pF}}
{{Spec | Input capacitance | 5 pF }}
{{Spec | Non-destructive Input Voltage Range| ±40 V}}
{{Spec | Maximum Voltage between any two Inputs| ±60 V}}
{{EndSpecs}}
{{EndSpecs}}