3T5: Difference between revisions

Jump to navigation Jump to search
1 byte removed ,  20 August 2014
m
-
(template, cat)
m (-)
Line 18: Line 18:
The programmable delay is implemented using an internal 10 MHz clock,  
The programmable delay is implemented using an internal 10 MHz clock,  
a counter, and a digital comparator.
a counter, and a digital comparator.


==Specifications==
==Specifications==

Navigation menu