36,733
edits
(template, cat) |
m (-) |
||
Line 18: | Line 18: | ||
The programmable delay is implemented using an internal 10 MHz clock, | The programmable delay is implemented using an internal 10 MHz clock, | ||
a counter, and a digital comparator. | a counter, and a digital comparator. | ||
==Specifications== | ==Specifications== |