39,721
edits
No edit summary |
No edit summary |
||
Line 43: | Line 43: | ||
<gallery> | <gallery> | ||
Tek-7704a-7D01.jpg | 7D01 in [[7704A]] mainframe | Tek-7704a-7D01.jpg | 7D01 in [[7704A]] mainframe | ||
Tek 7d01 and df1 in 7313.jpg|7D01 and [[DF1]] in [[7313]] | |||
Tek df2 7d01 lit.jpg | |||
Tek_7D01_Front.jpg | 7D01+[[DF1]] Front | Tek_7D01_Front.jpg | 7D01+[[DF1]] Front | ||
Tek_7D01_Left.jpg | 7D01 Left | Tek_7D01_Left.jpg | 7D01 Left | ||
Tek_7D01_Right.jpg | 7D01 Right | Tek_7D01_Right.jpg | 7D01 Right | ||
Line 53: | Line 52: | ||
Tek_7D01_Cursor.jpg | 7D01 Cursor Board | Tek_7D01_Cursor.jpg | 7D01 Cursor Board | ||
Tek_7D01_Memory.jpg | 7D01 Memory Board | Tek_7D01_Memory.jpg | 7D01 Memory Board | ||
Tek_7D01_timing.jpg | 7D01 Timing Diagram | |||
Tek_7D01-DF01_timing.jpg | 7D01 + [[DF1]] Timing Diagram | |||
Tek_7D01-DF01_table.jpg | 7D01 + [[DF1]] State Table | |||
</gallery> | </gallery> | ||
[[Category:7000 series special-function plugins]] | [[Category:7000 series special-function plugins]] | ||
[[Category:Logic Analyzers]] | [[Category:Logic Analyzers]] |