7D01: Difference between revisions

Jump to navigation Jump to search
495 bytes added ,  21 November 2021
no edit summary
No edit summary
No edit summary
Line 16: Line 16:
}}
}}
The '''Tektronix 7D01''' is a 16-channel logic analyzer plug-in for the [[7000-series scopes]].  
The '''Tektronix 7D01''' is a 16-channel logic analyzer plug-in for the [[7000-series scopes]].  
It can be used by itself, or with a [[DF1]] or [[DF2]] display formatter that attaches to the left of the 7D01 through a [[D-sub connector|DD-50 connector]].  When used standalone, it displays a timing diagram, and uses the mainframe's [[7000 series readout system|readout system]] to indicate the cursor position (on top) and the binary data pattern at the cursor location (using the two bottom readout fields).
It can be used by itself, or with a [[DF1]] or [[DF2]] display formatter that attaches to the left of the 7D01 through a [[D-sub connector|DD-50 connector]].   


The 7D01 takes two [[P6451]] 8+1 channel probes.  It does not contain a microprocessor and is built entirely from off-the-shelf ECL and TTL logic ICs.  
The 7D01 takes two [[P6451]] 8+1 channel probes.  It does not contain a microprocessor and is built entirely from off-the-shelf ECL and TTL logic ICs.  When used without a display formatter, it displays a timing diagram, and uses the mainframe's [[7000 series readout system|readout system]] to indicate the cursor position (on top) and the binary data pattern at the cursor location (using the two bottom readout fields).


The 7D01 is also compatible with the  [[DL2]] or [[DL502]] latch (glitch detector).  It has an internal DB-25 data output connector and a front-panel cut-out for the corresponding cable.
The 7D01 acquired data asynchronously using an internal clock from 10 ns to 50 ms per sample, or synchronously based on an external clock.
A built-in word recognizer can trigger on any combination of the 16 data signals plus an external qualifier input.  The recorgnizer's output is available to trigger an external unit, e.g. when the 7D01 is combined with amplifier and timebase plug-ins in a 4-bay mainframe.
 
The 7D01 has an internal DB-25 data output connector and a front-panel cut-out for the corresponding cable.  It is also compatible with the  [[DL2]] or [[DL502]] latch (glitch detector) that plugs in between the P6451 probes and the 7D01's inputs.  


Project manager for the 7D01 was [[Murlan Kaufman]].
Project manager for the 7D01 was [[Murlan Kaufman]].

Navigation menu