39,842
edits
7S12: Difference between revisions
Jump to navigation
Jump to search
no edit summary
No edit summary |
No edit summary |
||
| Line 50: | Line 50: | ||
==Links== | ==Links== | ||
* [ | * [https://www.amplifier.cd/Test_Equipment/Tektronix/Tektronix_7000_series_special/7S12.htm Tek 7S12 @ amplifier.cd] | ||
* [https://www.youtube.com/watch?v=btmrIN62iDc Evaluation of 7S12 performance (video)] | |||
* [https://www.perdrix.co.uk/7S12/index.htm#mozTocId226019 7S12 extender board by Dave Partridge] | |||
* [ | |||
* [ | |||
{{Documents|Link=7S12}} | {{Documents|Link=7S12}} | ||
{{PatentLinks|7S12}} | {{PatentLinks|7S12}} | ||
{{Documents|Link=Time domain reflectometers}} | |||
==Pictures== | ==Pictures== | ||
<gallery> | <gallery> | ||
7s12-front.jpg | Front view without sampling head plug-ins | 7s12-front.jpg | Front view without sampling head plug-ins | ||
7s12-s6-s52-f.jpg | Front view with [[S-6]] sampling head and [[S-52]] pulse generator | 7s12-s6-s52-f.jpg | Front view with [[S-6]] sampling head and [[S-52]] pulse generator | ||
7s12-s6-s52-7613.jpg | 7S12 TDR "self portrait" in [[7613]] storage mainframe | 7s12-s6-s52-7613.jpg | 7S12 TDR "self portrait" in [[7613]] storage mainframe | ||
7s12-7s11-1ghz-store.jpg | 7S12 as a sampler, displaying a 1 GHz sine using a [[S-6]] sampling head and [[S-53]] trigger recognizer, 2<sup>nd</sup> channel (top) on a [[7S11]] with [[S-4]] sampling head. | 7s12-7s11-1ghz-store.jpg | 7S12 as a sampler, displaying a 1 GHz sine using a [[S-6]] sampling head and [[S-53]] trigger recognizer, 2<sup>nd</sup> channel (top) on a [[7S11]] with [[S-4]] sampling head. | ||
Tek 7s12 metric dial tape.jpg|Metric dial tape | Tek 7s12 metric dial tape.jpg | Metric dial tape | ||
Tek 7s12 with s-6 and s-52.jpg | Tek 7s12 with s-6 and s-52.jpg | ||
Tek 7s12 s-6 s-52 with cable.jpg | Tek 7s12 s-6 s-52 with cable.jpg | ||
| Line 74: | Line 72: | ||
===Inside=== | ===Inside=== | ||
<gallery> | <gallery> | ||
7s12-left.jpg | Left side | 7s12-left.jpg | Left side | ||
7s12-left-cover.jpg | Left side with cover. | 7s12-left-cover.jpg | Left side with cover. Side contacts to interface [[7S11]] are exposed. | ||
7s12-right.jpg | Right side | 7s12-right.jpg | Right side | ||
7s12-top.jpg | Top view | 7s12-top.jpg | Top view | ||
7s12-horizontal.jpg | Horizontal board | 7s12-horizontal.jpg | Horizontal board | ||
7s12-vertical.jpg | Vertical board | 7s12-vertical.jpg | Vertical board | ||
</gallery> | </gallery> | ||
| Line 85: | Line 83: | ||
====TDR==== | ====TDR==== | ||
<gallery> | <gallery> | ||
7s12-self-portrait.jpg | TDR "Self Portrait" — pulse reflected on S-6 "through" path (approx. 120 ps one way) | 7s12-self-portrait.jpg | TDR "Self Portrait" — pulse reflected on S-6 "through" path (approx. 120 ps one way) | ||
7s12-s52-incident.jpg | 7S12 displaying the incident pulse from an S-52 (nom. < 25 ps) through an S-6 head (nom. < 30 ps). Displayed rise time ~35 ps confirms spec. | 7s12-s52-incident.jpg | 7S12 displaying the incident pulse from an S-52 (nom. < 25 ps) through an S-6 head (nom. < 30 ps). Displayed rise time ~35 ps confirms spec. | ||
7s12-5in.jpg | 7S12/S-6/S-52 displaying pulse reflection from ~ 5 in semi-rigid SMA cable. Stored display of two traces. Left trace: cable only, right trace: cable plus SMA-to-BNC adapter (~ 25 mm) | 7s12-5in.jpg | 7S12/S-6/S-52 displaying pulse reflection from ~ 5 in semi-rigid SMA cable. Stored display of two traces. Left trace: cable only, right trace: cable plus SMA-to-BNC adapter (~ 25 mm) | ||
7s12-reflected.jpg | 7S12/S-6/S-52 displaying reflected pulse from end of 5 in semi-rigid SMA cable. Stored display overlaying multiple traces, left to right: cable alone, SMA-to-BNC adapter added, BNC f-f adapter added, (cheap) 50 Ω terminator added. | 7s12-reflected.jpg | 7S12/S-6/S-52 displaying reflected pulse from end of 5 in semi-rigid SMA cable. Stored display overlaying multiple traces, left to right: cable alone, SMA-to-BNC adapter added, BNC f-f adapter added, (cheap) 50 Ω terminator added. | ||
7s12-s52-pulse-1.jpg | Full pulse pattern of a 7S12/S-52 in real time (top trace) and sampled (bottom trace) shown simultaneously on [[7844]]. 7S12 trace at slowest possible sweep. | 7s12-s52-pulse-1.jpg | Full pulse pattern of a 7S12/S-52 in real time (top trace) and sampled (bottom trace) shown simultaneously on [[7844]]. 7S12 trace at slowest possible sweep. | ||
7s12-s52-pulse-2.jpg | S-52 pulse in real time (top trace) and sampled (bottom trace) shown simultaneously on [[7844]]. Approximately equal time scales. | 7s12-s52-pulse-2.jpg | S-52 pulse in real time (top trace) and sampled (bottom trace) shown simultaneously on [[7844]]. Approximately equal time scales. | ||
</gallery> | </gallery> | ||
====Probe rise times==== | ====Probe rise times==== | ||
<gallery> | <gallery> | ||
P6202-risetime-7s12-1ns.jpg | Rise time of a [[P6202]] 500 MHz FET probe measured on a 7S12 with [[S-52]] and [[S-4]] (in a [[7844]] mainframe), at 1 ns/Div | P6202-risetime-7s12-1ns.jpg | Rise time of a [[P6202]] 500 MHz FET probe measured on a 7S12 with [[S-52]] and [[S-4]] (in a [[7844]] mainframe), at 1 ns/Div | ||
P6202-risetime-7s12-100ps.jpg | Rise time of a [[P6202]] 500 MHz FET probe measured on a 7S12 with [[S-52]] and [[S-4]] (in a [[7844]] mainframe), at 100 ps/Div | P6202-risetime-7s12-100ps.jpg | Rise time of a [[P6202]] 500 MHz FET probe measured on a 7S12 with [[S-52]] and [[S-4]] (in a [[7844]] mainframe), at 100 ps/Div | ||
P6230-rt1.jpg | P6230 Rise time, no ground lead | P6230-rt1.jpg | P6230 Rise time, no ground lead | ||
P6230-rt2.jpg | P6230 Rise time, no ground lead, enlarged – 9.2 * 20 ps = 184 ps (equiv. to 1.9 GHz bandwidth) | P6230-rt2.jpg | P6230 Rise time, no ground lead, enlarged – 9.2 * 20 ps = 184 ps (equiv. to 1.9 GHz bandwidth) | ||
P6230-rt3.jpg | P6230 with "low inductance" ground lead – rise time 400 ps, bandwidth 875 MHz | P6230-rt3.jpg | P6230 with "low inductance" ground lead – rise time 400 ps, bandwidth 875 MHz | ||
</gallery> | </gallery> | ||
| Line 105: | Line 103: | ||
<gallery> | <gallery> | ||
7s12-7s11-1ghz-nonstore.jpg | [[7S11]] with [[S-4]] and 7S12 with [[S-6]] and [[S-53]] displaying a 1 GHz sine in normal mode without storage. Sampling is evident. | 7s12-7s11-1ghz-nonstore.jpg | [[7S11]] with [[S-4]] and 7S12 with [[S-6]] and [[S-53]] displaying a 1 GHz sine in normal mode without storage. Sampling is evident. | ||
7s12-7s11-1ghz-store2.jpg | | 7s12-7s11-1ghz-store2.jpg | [[7S11]] with [[S-4]] and 7S12 with [[S-6]] and [[S-53]] displaying a 1 GHz sine in high-res mode with variable-persistence storage on a [[7613]]. | ||
</gallery> | </gallery> | ||