7D01: Difference between revisions
No edit summary |
No edit summary |
||
Line 50: | Line 50: | ||
Tek_7D01_Bottom.jpg | 7D01 Bottom | Tek_7D01_Bottom.jpg | 7D01 Bottom | ||
Tek_7D01_rear.jpg | 7D01 Rear (back plate removed) | Tek_7D01_rear.jpg | 7D01 Rear (back plate removed) | ||
7d01-df1-front.jpg | |||
7d01-df1-top.jpg | |||
7d01-df1-bottom.jpg | |||
Tek_7D01_Cursor.jpg | 7D01 Cursor Board | Tek_7D01_Cursor.jpg | 7D01 Cursor Board | ||
Tek_7D01_Memory.jpg | 7D01 Memory Board | Tek_7D01_Memory.jpg | 7D01 Memory Board |
Revision as of 23:07, 3 August 2018
Template:Plugin Sidebar 2 The Tektronix 7D01 is a logic analyzer plug-in for the 7000-series scopes. Compatible extension modules include the DF1 and DF2 display formatters and the DL2 latch (glitch detector). The 7D01 takes two P6451 8+1 channel probes.
Key Specifications
Channels |
|
---|---|
Sampling Rate | 10 ns to 5 ms per sample (1—2—5) or external clock up to 50 MHz |
Trigger Sources |
|
Notes
Note about external clock rates (from Jim Mauck):
When I was a Tek Service Technician I worked on the 7D01. For several years I tested every 7D01 I worked on (and that was a lot of them) with a 100 MHz external clock in 16 channel mode. I would use a DF2 and set it to reacquire continuously as long as the 7D01 memory was the same as the original data I stored into the DF2 memory. The analyzer would run for hours without error. The funny part is that it wasn't until I had been doing this for several years that I realized it wasn't specified to run at that frequency. I continued to test them that way even after I discovered my error. However the instrument exceeding the specifications might be due to the data source providing a generous setup and hold time relative to the active clock edge.