36,375
edits
7D01: Difference between revisions
no edit summary
No edit summary |
No edit summary |
||
| Line 42: | Line 42: | ||
}} | }} | ||
{{EndSpecs}} | {{EndSpecs}} | ||
==Internals== | |||
The data path, acquisition memory, and clock generator in the 7D01 are built using ECL circuits. | |||
==Notes== | ==Notes== | ||