36,375
edits
7D01: Difference between revisions
Jump to navigation
Jump to search
no edit summary
No edit summary |
No edit summary |
||
| Line 44: | Line 44: | ||
==Internals== | ==Internals== | ||
The data path, acquisition memory, and clock generator in the 7D01 are built using ECL circuits. | The data path, acquisition memory, and clock generator in the 7D01 are built using ECL circuits. The −5 V ECL supply is generated by a 555-driven switcher powered off the ±15 V rails. | ||
==Notes== | ==Notes== | ||