39,728
edits
Patent US 3633120A: Difference between revisions
Jump to navigation
Jump to search
no edit summary
No edit summary |
No edit summary |
||
| Line 10: | Line 10: | ||
→ [http://w140.com/US3633120.pdf PDF version] | → [http://w140.com/US3633120.pdf PDF version] | ||
This patent describes the '''f<sub>t</sub> doubler circuit''', a transistor amplifier topology | This patent describes the '''[[Ft doubler|f<sub>t</sub> doubler circuit]]''', a transistor amplifier topology | ||
that has a current gain of 2 even at the transit frequency of the transistors that are used in the circuit. | that has a current gain of 2 even at the transit frequency of the transistors that are used in the circuit. | ||