39,764
edits
No edit summary |
No edit summary |
||
Line 3: | Line 3: | ||
The interconnect is a 76-pin PCB edge connector. Pinout is given in the following table, where (H) indicates signals available in horizontal slots only, and (V) denotes signals available in vertical slots only. | The interconnect is a 76-pin PCB edge connector. Pinout is given in the following table, where (H) indicates signals available in horizontal slots only, and (V) denotes signals available in vertical slots only. | ||
{| | |||
|- valign="top" border="1" | |||
| width="30%" | | |||
{| class="wikitable" | {| class="wikitable" | ||
|- | |- | ||
Line 43: | Line 46: | ||
| 15 || Single sweep logic || Single sweep reset (H) | | 15 || Single sweep logic || Single sweep reset (H) | ||
|- | |- | ||
| 16 || Mode || Aux Y axis (H) | | 16 || MF Mode || Aux Y axis (H) | ||
|- | |- | ||
| 17 || Aux Z axis || Aux Z common | | 17 || Aux Z axis || Aux Z common | ||
Line 101: | Line 104: | ||
|- | |- | ||
| bgcolor="LightBlue" | IEEE-488 bus used in [[7A16P]], [[7A29P]], [[7B90P]], digitizer mainframes; data 1-8 on TS2-TS9 lines | | bgcolor="LightBlue" | IEEE-488 bus used in [[7A16P]], [[7A29P]], [[7B90P]], digitizer mainframes; data 1-8 on TS2-TS9 lines | ||
|} | |||
| | |||
===Description of signals=== | |||
* ''Sweep Gate'' − | |||
* ''Delay Mode Control in'' − >+3 V disables auto sweep in delayed timebase; 0 V enables independent timebase function | |||
* ''A/B Sweep'' − | |||
* ''Line Trigger'' − Approx. 1 V<sub>RMS</sub> mains-frequency signal from power supply through | |||
* ''Trigger Holdoff'' − | |||
* ''Chop Drive'' − | |||
* ''Chop Mode Sense'' − | |||
* ''Aux Sweep Gate'' − | |||
* ''Alt Drive'' − | |||
* ''Intensity Limit'' − | |||
* ''Mainframe Channel Switch'' − | |||
* ''Sweep Inhibit'' − | |||
* ''Delay Gate'' − | |||
* ''Signal'' − Signal output from plugin to mainframe. Differential, 50 Ω per side. | |||
* ''Trigger'' − Copy of signal output from V plugin to mainframe. Differential, 50 Ω per side. | |||
* ''Aux Y-Axis'' − Current-driven input to mainframe allowing vertical separation of two traces with dual timebase plugins. | |||
* ''Dual Beam Aux Y-Axis'' − | |||
* ''Single Sweep Logic'' − | |||
* ''Single Sweep Reset'' − | |||
* ''Mainframe Mode'' − | |||
* ''Aux Z Axis'' − Current-driven input to mainframe allowing plugins to modulate beam intensity, e.g. in dual timebase A intensified by B display mode. | |||
* ''Trigger In'' − Trigger signal input on H plugin, routed from V plugin's trigger output. Differential, 50 Ω per side. | |||
* ''Aux Trigger In'' − | |||
* ''GPIB lines'' − Control signal functions are the same as their IEEE-488 equivalents. Time slot lines 2 to 9 double as IEEE-488 data lines. | |||
* ''TS1−TS10'' − [[7000 series readout system|readout system]] time slot pulses. Active −15 V. | |||
* ''Force Readout'' − | |||
* ''Plugin Mode'' − | |||
* ''Ch1/2 Row/Col'' − Analog current inputs to the readout system. Ch1 refers to the first channel within the plugin slot in question and is associated with the readout field on top of the screen. Ch2 is the 2nd channel displayed at the bottom. Row/Current signals accept negative currents in 100 μA steps; typically, plugins contain resistors from time slot signal lines to row/current lines. | |||
|} | |} | ||