7D01: Difference between revisions
No edit summary |
m (→top: clean up, replaced: {{Plugin Sidebar 2 → {{Plugin Sidebar , series=7000-series scopes| → series=7000-series scopes|, title=Tektronix → manufacturer=Tektronix | type=) |
||
Line 1: | Line 1: | ||
{{Plugin Sidebar | {{Plugin Sidebar | | ||
manufacturer=Tektronix | type=7D01 | | |||
summary=Logic Analyzer | | summary=Logic Analyzer | | ||
image=Tek 7D01 Front 2.jpg | | image=Tek 7D01 Front 2.jpg | | ||
Line 6: | Line 6: | ||
introduced=1976 | | introduced=1976 | | ||
discontinued=1985 | | discontinued=1985 | | ||
series= | series=7000-series scopes| | ||
manuals= | manuals= | ||
* [[Media:070-2205-02.pdf|7D01 Operators Manual (OCR, PDF)]] | * [[Media:070-2205-02.pdf|7D01 Operators Manual (OCR, PDF)]] |
Revision as of 04:07, 9 August 2021
The Tektronix 7D01 is a logic analyzer plug-in for the 7000-series scopes. Compatible extension modules include the DF1 and DF2 display formatters and the DL2 or DL502 latch (glitch detector). The 7D01 takes two P6451 8+1 channel probes. The 7D01 does not contain a microprocessor and is built entirely from off-the-shelf logic ICs.
Project manager for the 7D01 was Murlan Kaufman.
Key Specifications
Channels |
|
---|---|
Sampling Rate | 10 ns to 5 ms per sample (1—2—5) or external clock up to 50 MHz |
Trigger Sources |
|
Notes
Note about external clock rates (from Jim Mauck):
When I was a Tek Service Technician I worked on the 7D01. For several years I tested every 7D01 I worked on (and that was a lot of them) with a 100 MHz external clock in 16 channel mode. I would use a DF2 and set it to reacquire continuously as long as the 7D01 memory was the same as the original data I stored into the DF2 memory. The analyzer would run for hours without error. The funny part is that it wasn't until I had been doing this for several years that I realized it wasn't specified to run at that frequency. I continued to test them that way even after I discovered my error. However the instrument exceeding the specifications might be due to the data source providing a generous setup and hold time relative to the active clock edge.