7000 Series plug-in interface: Difference between revisions

Jump to navigation Jump to search
no edit summary
mNo edit summary
No edit summary
Line 129: Line 129:
* ''Delay Gate'' − negative-going pulse starting at the end of the delay period, and lasting until the end of the sweep from the delaying timebase. Mainframes connect this signal from the ''A'' timebase through a 2 k resistor and a diode to B8 ''Sweep inhibit'' of the ''B'' time base to trigger the delayed sweep. +Gate Output on mainframe uses Delay Gate from H slot B when Delay Gate is selected.  Grounded in amplifier plugins.
* ''Delay Gate'' − negative-going pulse starting at the end of the delay period, and lasting until the end of the sweep from the delaying timebase. Mainframes connect this signal from the ''A'' timebase through a 2 k resistor and a diode to B8 ''Sweep inhibit'' of the ''B'' time base to trigger the delayed sweep. +Gate Output on mainframe uses Delay Gate from H slot B when Delay Gate is selected.  Grounded in amplifier plugins.
* ''Single sweep ready'' − 0/+5 V, high when single sweep is ready.
* ''Single sweep ready'' − 0/+5 V, high when single sweep is ready.
* ''X comp. inhibit'' − Connected to ground in amplifiers, switched to ground by timebase set to amplifier (X-Y) mode to enable X-Y delay compensation in scopes with that function ([[7904|7904 Opt.2]], [[7104|7104 Opt.2]]).
* ''X comp. inhibit'' − Connected to ground in amplifiers, switched to ground by timebase set to amplifier (X-Y) mode to enable X-Y delay compensation in scopes with that function ([[7504]], [[7704]], [[7904|7904 Opt.2]], [[7104|7104 Opt.2]]).
* ''Signal'' − Signal output from plugin to mainframe.  Differential, 50 Ω per side. 50 mV/Div (differential).
* ''Signal'' − Signal output from plugin to mainframe.  Differential, 50 Ω per side. 50 mV/Div (differential).
* ''Trigger'' − Copy of signal output from V plugin to mainframe.  Differential, 50 Ω per side. 50 mV/Div (differential). Terminated on H slots.
* ''Trigger'' − Copy of signal output from V plugin to mainframe.  Differential, 50 Ω per side. 50 mV/Div (differential). Terminated on H slots.

Navigation menu