Motorola 6800: Difference between revisions
No edit summary |
No edit summary |
||
Line 24: | Line 24: | ||
* [[7B81P]] | * [[7B81P]] | ||
* [[7B90P]] | * [[7B90P]] | ||
* [[CG5001]] / [[CG551AP]] (6800) | |||
* [[CG5010]] / [[CG5011]] (6808) | * [[CG5010]] / [[CG5011]] (6808) | ||
* [[DF1]] / [[DF2]] | * [[DF1]] / [[DF2]] |
Revision as of 03:56, 17 October 2022
![](http://w140.com/tekwiki/images/thumb/a/a5/MC6800.jpg/350px-MC6800.jpg)
The Motorola 6800 is an 8-bit microprocessor introduced in 1974.
It requires a +5 V supply only (generating bias voltages on chip) and came initially in 40-pin DIL packages. The 6800 has non-multiplexed data (8 bit) and address (16 bit) buses, and requires an external non-overlapping two-phase 0.1 − 1 MHz clock (later versions from 1976 on up to 2 MHz).
The 6802, introduced in 1977, includes 128 bytes RAM and an internal clock oscillator. The 6808 is the same without RAM.
![](http://w140.com/tekwiki/images/1/10/Motorola_6800.png)
The 68HC11, introduced in 1984, is an upward-compatible microcontroller that adds a second index register, 8x8 multiply and 16/16 divide instructions, as well as a range of 16-bit instructions that treat A and B as a combined 16-bit accumulator. On-chip peripherals include timers, parallel ports, A/D, SPI and UART.
Links
- Motorola 6800 / 68HC11 @ Wikipedia
- F9DASM - a 6800/6801/6802/6803/6808/6809/6301/6303/6309 Disassembler
Used in
- 021-0374-00 (6802)
- 067-0902-00
- 067-1137-99 (6802)
- 222 (68HC11)
- 2445 / 2465 (68A08)
- 4051
- 7912 (6802)
- 7A16P
- 7B81P
- 7B90P
- CG5001 / CG551AP (6800)
- CG5010 / CG5011 (6808)
- DF1 / DF2
- DM5010 (6802)
- PS5004 (6808)
- PS5010
- ...